Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TUSB5052 Datasheet(PDF) 48 Page - Texas Instruments

Part # TUSB5052
Description  USB to 2-Serial 1-Parallel Controller With Configurable Optional Hub
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TUSB5052 Datasheet(HTML) 48 Page - Texas Instruments

Back Button TUSB5052 Datasheet HTML 44Page - Texas Instruments TUSB5052 Datasheet HTML 45Page - Texas Instruments TUSB5052 Datasheet HTML 46Page - Texas Instruments TUSB5052 Datasheet HTML 47Page - Texas Instruments TUSB5052 Datasheet HTML 48Page - Texas Instruments TUSB5052 Datasheet HTML 49Page - Texas Instruments TUSB5052 Datasheet HTML 50Page - Texas Instruments TUSB5052 Datasheet HTML 51Page - Texas Instruments TUSB5052 Datasheet HTML 52Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 84 page
background image
6–8
•
Stop Transfer: The host notifies the MCU (via control-end-point) to stop the transfer. Under this
condition, the MCU sets EN = 0 in the DMACDR register.
•
Partial-Packet: Device-receiver has no data to be transferred to host. Under this condition, the
byte-count value is less than 64 when the transaction-timer time-out occurs. When the DMA detects this
condition, it sets TXFT = 1 and OVRUN =0, updates the byte-count and NAK-bit (partial-packet) in the
IEDB, and interrupts the MCU. UBM transfers the partial packet to host.
•
Buffer-Overrun: The host is busy, X and Y-buffers are full (X-NAK = 0 and Y-NAK = 0) and the DMA
cannot write to these buffers. The transaction time-out stops the DMA transfer, the DMA sets TXFT =1
and OVRUN =1, and interrupts the MCU.
•
UART Error Condition: When receiving from a UART, a receiver-error condition stops the DMA and
sets TXFT = 1 and OVRUN = 0, but the EN-bit remains set at 1. Therefore, the DMA does not interrupt
the MCU. However, the UART generates a status interrupt, notifying the MCU that an error condition
has occurred.
OUT Transaction (Host to TUSB5152):
1.
The MCU initializes the OEDB (64-byte packet, and double-buffering is used) and the following DMA
registers:
•
DMACSR: Defines the transaction time-out value.
•
DMACDR: Defines the OEDB being used, and the DMA mode of operation (continuous-mode). Once
the EN bit is set to 1 in this register, the transfer starts.
2.
The UBM transfers data from host to X-buffer. When a block of 64-bytes is transferred, the UBM updates
the byte-count and sets NAK = 1 in OEDB (indicating to DMA that the X-buffer is ready to be transferred
to UART/PPT). The DMA starts X-buffer transfer using the byte-count value in OEDB. The UBM continues
transferring data from host to Y-buffer. At the end of the block transfer, the UBM updates the byte-count and
sets NAK = 1 in OEDB (indicating to DMA that the Y-buffer is ready to be transferred to device). The DMA
continues the transfer from the X/Y-buffers to the device, alternating between X and Y buffers without MCU
intervention.
3.
Transfer termination: As mentioned, the DMA/UBM continues the data transfer alternating between X and
Y buffers. The termination of the transfer can happen under the following conditions:
•
Stop Transfer: The host notifies the MCU (via control-end-point) to stop the transfer. Under this
condition, the MCU sets EN = 0 in the DMACDR register.
•
Partial-Packet: UBM receives a partial packet from host. Under this condition, the byte-count value is
less than 64 and the transaction-timer does
not time out. When the DMA detects this condition, it
transfers the partial packet to the device, sets TXFT = 0 and PPKT = 1, updates NAK = 0 in OEDB, and
interrupts the MCU.
•
Timeout: The device is busy, X and Y-buffers are full (X-NAK = 1 and Y-NAK = 1) and the UBM cannot
write to these buffers. Under this condition the transaction-timer time-out stops the DMA transfer, sets
TXFT = 1 and OVRUN = 0, and interrupts the MCU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com