TUSB5052 datasheet(15/84 Pages) TI

15 / 84 page

3–3

Table 3–1. Controller Pin Description (100-pin TQFP) (Continued)

NAME

PIN NO.

I/O

NOTES

3/5V

DESCRIPTION

2-RI

(2)

UART2: Ring indicator

PD[7:0]

75-2,

70-68,

I/O

(5)

1284-port: Data bus

SLIN

(5)

1284-port: Select input

STB

(5)

1284-port: Data strobe

AFD

(5)

1284-port: Auto feed

INIT

(5)

1284-port: Initialize

ACK

(5)

1284-port: Acknowledge signal

FALT

(5)

1284-port: Fault

SLCT

(5)

1284-port: Select

PER

(5)

1284-port: Paper end

BUSY

(5)

1284-port: Busy indication

SDA

I/O

(1)(3)

Master I2C controller: data signal

SCL

(1)(3)

Master I2C controller: clock signal

CLKO

(1)

Programmable clock output (see GLOBCTL: global control register)

WAKEUP

(3)

Remote wake-up request bit. When low, wakes up system

6-MHz crystal output

100

6-MHz crystal input or clock input

TRST

(3)

Test reset input (left open in normal operation)

RSTI

(3)

Controller master reset signal

RSTO

(1)

Reset output (see GLOBCTL: global control register)

TEST0

(3)

Test inputs (left open in normal operation)

TEST1

(3)

Test inputs (left open in normal operation)

TEST2

(3)

Test inputs (left open in normal operation)

GND

4 16,

33, 46,

62, 71,

86, 98

GND

Digital ground

VCC

7, 13,

36, 67,

PWR

3.3V

VCCs

38, 55,

PWR

NOTES:

1. 3-state CMOS output (

±4 mA drive/sink)

2. Schmidt-trigger input

3. Schmidt-trigger input, with internal 100

µA active pullup

4. Unused downstream ports should tie to ground through 15-k

Ω pulldown resisters.

5. IEEE 1284 compliant port

TUSB5052 Datasheet(PDF) 15 Page - Texas Instruments

TUSB5052 Datasheet(HTML) 15 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL