CS42516 datasheet(51/90 Pages) CIRRUS

51 / 90 page

DS583F1

CS42516

6.5.4

SAI RIGHT-JUSTIFIED BITS (SAI_RJ16)

Default = 0

Function:

This bit determines how many bits to use during right-justified mode for the Serial Audio Interface

Port. By default the receiver will be in RJ24 bits but can be set to RJ16 bits.

0 - 24 bit mode.

1 - 16 bit mode.

6.5.5

CODEC RIGHT-JUSTIFIED BITS (CODEC_RJ16)

Default = 0

Function:

This bit determines how many bits to use during Right-Justified Mode for the DAC and ADC within

the CODEC Serial Port. By default, the DAC and ADC will be in RJ24 bits, but can be set to RJ16 bits.

0 - 24 bit mode.

1 - 16 bit mode.

6.6

Misc Control (address 05h)

6.6.1

EXTERNAL ADC SCLK SELECT (EXT ADC SCLK)

Default = 0

Function:

This bit identifies the SCLK source for the external ADCs attached to the ADCIN1/2 ports when using

One-Line Mode of operation.

0 - SAI_SCLK is used as external ADC SCLK.

1 - CX_SCLK is used as external ADC SCLK.

6.6.2

RMCK HIGH IMPEDANCE (HIZ_RMCK)

Default = 0

Function:

This bit is used to create a high-impedance output on RMCK when the clock signal is not required.

432

Ext ADC SCLK

HiZ_RMCK

Reserved

FREEZE

FILT_SEL

HPF_FREEZE

CODEC_SP

M/S

SAI_SP

M/S

CS42516 Datasheet(PDF) 51 Page - Cirrus Logic

CS42516 Datasheet(HTML) 51 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL