Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS42516 Datasheet(PDF) 55 Page - Cirrus Logic

Part # CS42516
Description  110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42516 Datasheet(HTML) 55 Page - Cirrus Logic

Back Button CS42516 Datasheet HTML 51Page - Cirrus Logic CS42516 Datasheet HTML 52Page - Cirrus Logic CS42516 Datasheet HTML 53Page - Cirrus Logic CS42516 Datasheet HTML 54Page - Cirrus Logic CS42516 Datasheet HTML 55Page - Cirrus Logic CS42516 Datasheet HTML 56Page - Cirrus Logic CS42516 Datasheet HTML 57Page - Cirrus Logic CS42516 Datasheet HTML 58Page - Cirrus Logic CS42516 Datasheet HTML 59Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 90 page
background image
DS583F1
55
CS42516
6.9.2
AES FORMAT DETECTION (AES FORMATX)
Default = xxx
Function:
The CS42516 will auto-detect the AES format of the incoming S/PDIF stream and display the infor-
mation according to the following table.
6.9.3
SYSTEM CLOCK SELECTION (ACTIVE_CLK)
Default = x
0 - Output of PLL
1 - OMCK
Function:
This bit identifies the source of the internal system clock (MCLK).
6.9.4
RECEIVER CLOCK FREQUENCY (RCVR_CLKX)
Default = xxx
Function:
The CS42516 detects the ratio between the OMCK and the recovered clock from the PLL. Given the
absolute frequency of OMCK, this ratio may be used to determine the absolute frequency of the PLL
clock.
If a 12.2880 MHz, 18.4320 MHz, or 24.5760 MHz clock is applied to OMCK and the OMCK_FREQX
bits are set accordingly (see “OMCK Frequency (OMCK Freqx)” on page 53), the absolute frequency
of the PLL clock is reflected in the RCVR_CLKX bits according to Table 14. If the absolute frequency
of the PLL clock does not match one of the frequencies given in Table 14, these bits will reflect the
closest available value.
If the frequency of OMCK is not equal to 12.2880 MHz, 18.4320 MHz, or 24.5760 MHz, the contents
of the RCVR_CLKX bits will be inaccurate and should be disregarded. In this case, an external con-
troller may use the contents of the OMCK/PLL_CLK ratio register and the known OMCK frequency to
determine the absolute frequency of the PLL clock.
Note:
These bits are set to ‘111’b when the FRC_PLL_LK bit is ‘1’b.
AES
Format2
AES
Format1
AES
Format0
Description
00
0
Linear PCM
00
1
DTS®-CD
01
0
DTS®-LD
01
1
HDCD®
10
0
IEC 61937
10
1
Reserved
11
0
Reserved
11
1
Reserved
Table 13. AES Format Detection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com