CS42516 datasheet(61/90 Pages) CIRRUS

61 / 90 page

DS583F1

CS42516

6.16

ADC Left Channel Gain (address 1Ch)

6.16.1 ADC LEFT CHANNEL GAIN (LGAINX)

Default = 00h

Function:

The level of the left analog channel can be adjusted in 1 dB increments as dictated by the Soft and

Zero Cross bits (SZC[1:0]) from +15 to -15 dB. Levels are decoded in two’s complement, as shown

in Table 17.

6.17

ADC Right Channel Gain (address 1Dh)

6.17.1 ADC RIGHT CHANNEL GAIN (RGAINX)

Default = 00h

Function:

The level of the right analog channel can be adjusted in 1 dB increments as dictated by the Soft and

Zero Cross bits (SZC[1:0]) from +15 to -15 dB. Levels are decoded in two’s complement, as shown

in Table 17.

6.18

Receiver Mode Control (address 1Eh)

6.18.1 SERIAL PORT SYNCHRONIZATION (SP_SYNC)

Default = 0

0 - CX & SAI Serial Port timings not in phase

1 - CX & SAI Serial Port timings are in phase

Function:

Forces the LRCK and SCLK from the CX & SAI Serial Ports to align and operate in phase. This func-

tion will operate when both ports are running at the same sample rate or when operating at different

sample rates.

432

Reserved

LGAIN5

LGAIN4

LGAIN3

LGAIN2

LGAIN1

LGAIN0

432

Reserved

RGAIN5

RGAIN4

RGAIN3

RGAIN2

RGAIN1

RGAIN0

Binary Code

Decimal Value

Volume Setting

001111

+15

+15 dB

001010

+10

+10 dB

000101

+5 dB

000000

0 dB

111011

-5

-5 dB

110110

-10

-10 dB

110001

-15

-15 dB

Table 17. Example ADC Input Gain Settings

432

SP_SYNC

Reserved

DE-EMPH1

DE-EMPH0

INT1

INT0

HOLD1

HOLD0

CS42516 Datasheet(PDF) 61 Page - Cirrus Logic

CS42516 Datasheet(HTML) 61 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL