| Electronic Components Datasheet Search |
|
LM200WD3 Datasheet(PDF) 12 Page - LG Semicon Co.,Ltd. |
|
|
|||||||||||||||||||||||||||||
LM200WD3 Datasheet(HTML) 12 Page - LG Semicon Co.,Ltd. |
|
12 / 32 page ![]() Product Specification LM200WD3 Liquid Crystal Display Ver. 0.1 Apr., 20, 2012 12 / 32 Description Symbol Min Max Unit Notes LVDS Clock to Data Skew Margin tSKEW - 400 + 400 ps 85MHz > Fclk ≥ 65MHz tSKEW - 600 + 600 ps 65MHz > Fclk ≥ 25MHz Maximum deviation of input clock frequency during SSC FDEV - ± 3 % 1 LVDS Clock to Clock Skew Margin (Even to Odd) tSKEW_EO - 1/7 + 1/7 Tclk - 3-3-3. AC Specification LVDS Data t SKEW LVDS Clock Tclk t SKEW (Fclk = 1/Tclk ) 1) 85 MHz > Fclk ≥ 65 MHz : - 400 ~ +400 2) 65 MHz > Fclk ≥ 25 MHz : - 600 ~ +600 LVDS Even Data LVDS Odd Clock LVDS Even Clock t SKEW_ EO T clk T clk < Clock skew margin between channel > < Clock skew margin between clock (Even/Odd) > Note 1 : This SSC specifications are just T-CON operation specification. In case of various system condition, the optimum setting value of SSC can be different. LGD recommend the SI should be adjust the SSC deviation and modulation frequency in order not to happen any kinds of defect phenomenon. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |