Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IP178G Datasheet(PDF) 3 Page - List of Unclassifed Manufacturers

Part # IP178G
Description  8 Port 10/100 Ethernet Integrated Switch
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

IP178G Datasheet(HTML) 3 Page - List of Unclassifed Manufacturers

  IP178G Datasheet HTML 1Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 2Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 3Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 4Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 5Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 6Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 7Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 8Page - List of Unclassifed Manufacturers IP178G Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 76 page
background image
IP178G
Data Sheet
3 / 76
December 19, 2012
Copyright © 2012, IC Plus Corp.
IP178G-DS-R01.3
4.12.1
Supports link LED only.............................................................................................31
4.12.2
Supports link, speed, and duplex LED.....................................................................32
4.13
LED Blink Timing...................................................................................................................32
4.14
PAD Driving Calibration ........................................................................................................33
4.15
Fiber port configuration .........................................................................................................33
5
Register descriptions.............................................................................................................................................. 34
5.1
Register map.........................................................................................................................34
5.1.1
MII register map .......................................................................................................34
6
PHY registers.......................................................................................................................................................... 35
6.1
MII Register...........................................................................................................................36
6.2
MMD Control Register ..........................................................................................................43
6.3
MMD Data Register ..............................................................................................................44
6.4
LED mode Control Register ..................................................................................................47
6.5
WOL+ Control Register.........................................................................................................48
6.6
Register Page mode Control Register ..................................................................................49
6.7
Switch control registers (I) ....................................................................................................50
6.8
Test mode control registers...................................................................................................51
6.9
Port mirroring control registers..............................................................................................52
6.10
Debug Regiister ....................................................................................................................52
6.11
Fiber duplex setting registers................................................................................................53
6.12
Backpressure setting registers..............................................................................................53
6.13
TCP/UDP port priority registers ............................................................................................54
6.14
Test mode..............................................................................................................................54
6.15
CoS control registers – port 0 ...............................................................................................55
6.16
CoS control registers – port 1 ...............................................................................................55
6.17
CoS control registers – port 2 ...............................................................................................55
6.18
CoS control registers – port 3 ...............................................................................................55
6.19
CoS control registers – port 4 ...............................................................................................56
6.20
CoS control registers – port 5 ...............................................................................................56
6.21
CoS control registers – port 6 ...............................................................................................56
6.22
CoS control registers – port 7 ...............................................................................................56
6.23
Switch control registers (IV) ..................................................................................................57
6.24
Reserved Group MAC addresses .........................................................................................58
6.25
Switch control registers (V) ...................................................................................................62
6.26
EEE Timing Parameter .........................................................................................................62
6.27
WOL (Wake on LAN).............................................................................................................63
6.28
Link Aggregation ...................................................................................................................64
6.29
VLAN Group Control Register...............................................................................................64
6.29.1
VLAN Classification .................................................................................................64
6.29.2
VLAN Ingress Rule ..................................................................................................65
6.29.3
Default VLAN Information ........................................................................................66
6.29.4
VLAN TAG Control Register ....................................................................................66
6.29.5
Port Based VLAN Member Register ........................................................................66
6.29.6
Leaky VLAN Control Register ..................................................................................67
6.30
VLAN Table ...........................................................................................................................67
6.30.1
VLAN Control Register.............................................................................................67
6.30.2
VLAN Identifier Register ..........................................................................................67
6.30.3
VLAN Member Register ...........................................................................................68
7
Electrical Characteristics ........................................................................................................................................ 70
7.1
Absolute Maximum Rating ....................................................................................................70
7.2
Crystal Specifications ............................................................................................................70
7.3
DC Characteristic ..................................................................................................................70
7.3.1
Operating Conditions ...............................................................................................70
7.3.2
Input Clock ...............................................................................................................70
7.3.3
I/O Electrical Characteristics....................................................................................71
www.BDTIC.com/ICplus



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com