Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT73L03IV Datasheet(PDF) 27 Page - Exar Corporation

Part # XRT73L03IV
Description  3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT73L03IV Datasheet(HTML) 27 Page - Exar Corporation

Back Button XRT73L03IV Datasheet HTML 23Page - Exar Corporation XRT73L03IV Datasheet HTML 24Page - Exar Corporation XRT73L03IV Datasheet HTML 25Page - Exar Corporation XRT73L03IV Datasheet HTML 26Page - Exar Corporation XRT73L03IV Datasheet HTML 27Page - Exar Corporation XRT73L03IV Datasheet HTML 28Page - Exar Corporation XRT73L03IV Datasheet HTML 29Page - Exar Corporation XRT73L03IV Datasheet HTML 30Page - Exar Corporation XRT73L03IV Datasheet HTML 31Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 62 page
background image
áç
áç
áç
áç
3 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L03
PRELIMINARY
REV. P1.0.13
24
1.0
SELECTING THE DATA RATE
Each channel in the XRT73L03 can be configured to
support the E3 (34.368 Mbps), DS3 (44.736 Mbps) or
SONET STS-1 (51.84 Mbps) rates and to operate in a
mode/data rate that is independent of the other chan-
nels.
Two methods are available to select the data rate for
each channel of the XRT73L03.
1.1
CONFIGURING CHANNEL(N)
Refer to Table 2 to determine the appropriate
Address for each Command Register of each chan-
nel in the XRT73L03. The Command Register
description refers to CR(m)-(n), where (m) = 0 to 7
and (n) refers to a particular channel of the
XRT73L03.
FIGURE 8. FUNCTIONAL BLOCK DIAGRAM OF THE XRT73L03
ENDECDIS
RLOS(n)
LLB(n)
RLB(n)
TAOS(n)
TPData(n)
TNData(n)
TxClk(n)
TxLEV(n)
TxOFF(n)
Channel 3 - (n) = 3
AGC/
Equalizer
Serial
Processor
Interface
Peak
Detector
LOS Detector
Slicer
Clock
Recovery
Data
Recovery
Invert
Loop MUX
HDB3/
B3ZS
Decoder
LOSTHR(n)
SDI
SDO
SClk
CS
REGR
RTIP(n)
RRing(n)
REQEN(n)
Channel 1 - (n) = 1
Channel 2 - (n) = 2
Notes: 1.
(n) = 1, 2 or 3 for respective Channels
2. Serial Processor Interface input pins are shared by the three Channels in HOST Mode and redefined in Hardware Mode.
Device
Monitor
MTIP(n)
MRing(n)
DMO(n)
Transmit
Logic
Duty Cycle Adjust
TTIP(n)
TRing(n)
Pulse
Shaping
HDB3/
B3ZS
Encoder
E3_Ch(n)
STS-1/DS3_Ch(n)
Host/(HW)
RLOL(n)
EXClk(n)
RxOFF
RxClkINV
RxClk(n)
RPOS(n)
RNEG(n)
LCV(n)
Tx
Control
TABLE 2: ADDRESSES AND BIT FORMATS OF XRT73L03 COMMAND REGISTERS
REGISTER BIT-FORMAT
ADDRESS
COMMAND
REGISTER
TYPE
D4
D3
D2
D1
D0
CHANNEL1
0x00
CR0-1
RO
RLOL1
RLOS1
ALOS1
DLOS1
DMO1
0x01
CR1-1
R/W
TxOFF1
TAOS1
TxClkINV1
TxLEV1
TxBIN1
0x02
CR2-1
R/W
Reserved
ENDECDIS1
ALOSDIS1
DLOSDIS1
REQEN1
0x03
CR3-1
R/W
SR/(DR)_1
LOSMUT1
RxOFF1
RxClk1INV
Reserved
0x04
CR4-1
R/W
Reserved
STS-1/DS3_Ch1
E3_Ch1
LLB1
RLB1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com