THCV236 datasheet(7/68 Pages) CEL

7 / 68 page

THCV235_THCV236_Rev.3.40_E

THine Electronics, Inc.

7/68

Security E

BET/GPIO1

BET : Field BET entry when PDN1=0 or Sub-Link is active

and Low Speed Data Bridge Mode(PDN1=1, SUBMODE=1).

0 : Normal Operation

1 : Field BET Operation

GPIO1 : General Purpose Input/Output when SUBMODE=0.

GPIO1 has Open-Drain Output buffer, it must be connected

with a pull-up resistor to VDD.

SSEN/GPIO0

SSEN : Spread Spectrum Clock Generator(SSCG) Enable

when PDN1=0 or Sub-Link is active and Low Speed Data

Bridge Mode(PDN1=1, SUBMODE=1).

0 : SSCG Disable

1 : SSCG Enable

GPIO0 : General Purpose Input/Output when SUBMODE=0.

GPIO0 has Open-Drain Output buffer, it must be connected

with a pull-up resistor to VDD.

CLKIN

Clock Input

D31-D0

53,52,47-42,

39-33,31-27,

24-17,15-12

Pixel Data Input

DE Input

HSYNC

HSYNC Input

VSYNC

VSYNC Input

RF/BETOUT

RF : Input Clock Triggering edge select. See Figure 19.

0 : Falling Edge

1 : Rising Edge

BETOUT : Field BET Result Output when Field BET mode

LFSEL

Low Frequency mode select

0 : Low Frequency mode Disable

1 : Low Frequency mode Enable

PDN1

Sub-Link Power Down

0 : Power Down. Main-Link setting by external pin

1 : Normal Operation. Main-Link Setting by 2-wire serial I/F

PDN0

Main-Link Power Down

0 : Power Down

1 : Normal Operation

TEST2

Test pin. Must be tied to Ground for normal operation.

TEST1

Test pin. Must be tied to Ground for normal operation.

CAPOUT

PWR

Decoupling Capacitor Pin, 1.2V output.

CAPINA

PWR

Reference Input for Analog Circuit. Must be tied to CAPOUT.

CAPINP

PWR

Reference Input for Analog Circuit. Must be tied to CAPOUT.

VDD

49,41,32,25,16

PWR

1.7-3.6V Digital Power Supply Pin for LVCMOS I/O

AVDD

PWR

1.7-3.6V Analog Power Supply Pin for LDO

EXPGND

GND

Exposed Pad Ground. Must be tied to the PCB ground plane

through an array of vias.

CO : CML Output buffer , CB : CML Bi-directional buffer

I : LVCMOS Input buffer , IL : Low Speed LVCMOS Input buffer

B : LVCMOS Bi-directional buffer , BO : Open-Drain LVCMOS Bi-directional buffer

PWR : Power supply , GND : Ground

THCV236 Datasheet(PDF) 7 Page - California Eastern Labs

THCV236 Datasheet(HTML) 7 Page - California Eastern Labs

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL