AX88655P datasheet(17/40 Pages) ASIX

17 / 40 page

ASIX ELECTRONICS CORPORATION

AX88655 P 5-Port 10/100/1000BASE-T Ethernet Switch

R/W

Back-off algorithm selection

0: disable. Device will perform the IEEE standard exponential back off algorithm when a

collision occurs.

1: enable. When collisions occur, the MACs will back off up to 7 slots.

R/W

0: stop generate JAM patterns after some collision that is defined by MaxJam[5:0]

1: Never stop back-pressure

7:5

R/W

Reserved

4:3

R/W

QoS selection

00: disable QoS function

01: Port-Pair Priority algorithm

10: 802.1p

R/W

AgingEnable Switch Table Entry Aging Control. Only the dynamically learned addresses

will be aged. All explicit entries will not age. The aging time is programmed in register 0F.

0: disable. The table aging process is disabled.

1: enable. The table aging process is enabled and a hardware process ages every

dynamically learned table entry.

R/W

Hash algorithm selection

0: XOR mapping

1: Linear mapping

R/W

Reserved

4.16 Register 0F

BIT

R/W

DESCRIPTION

15:9

R/W

Reserved

8:0

R/W

MaxAge. This is a seven-bit register containing unsigned integer for determining the

address-aging timer. The resolution of the normal address aging is (64 M* MaxAge[8:0]) /

FreqencyOfSystemClock. Default value is 300 seconds.

4.17 Register 10

BIT

R/W

DESCRIPTION

15:13

R/W

Reserved

12:10

R/W

Trunking selection for Port[3:0]

000: disable trunking

001: disable trunking

010: one 2-Port Trunking for Port[1:0]

011: one 2-Port Trunking for Port[1:0]

100: one 2-Port Trunking for Port[3:2]

101: one 4-Port Trunking

110: two 2-Port Trunkings for Port[3:2] and Port[1:0]

111: one 4-Port Trunking

9:0

R/W

Reserved

AX88655P Datasheet(PDF) 17 Page - ASIX Electronics Corporation

AX88655P Datasheet(HTML) 17 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL