Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

68HC05JB3 Datasheet(PDF) 72 Page - Freescale Semiconductor, Inc

Part # 68HC05JB3
Description  8-bit microcontroller units (MCUs)
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC05JB3 Datasheet(HTML) 72 Page - Freescale Semiconductor, Inc

Back Button 68HC05JB3 Datasheet HTML 68Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 69Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 70Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 71Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 72Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 73Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 74Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 75Page - Freescale Semiconductor, Inc 68HC05JB3 Datasheet HTML 76Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 134 page
background image
GENERAL RELEASE SPECIFICATION
November 5, 1998
MOTOROLA
UNIVERSAL SERIAL BUS MODULE
MC68HC05JB3
10-4
REV 1
Figure 10-3. Supported USB Packet Types
The following sections will give some detail on each segment used to form a
complete USB transaction.
10.2.1.1 Sync Pattern
The NRZI (See Section 10.4.4.1) bit pattern shown in Figure 10-4 is used as a
synchronization pattern and is prefixed to each packet. This pattern is equivalent
to a data pattern of seven 0’s followed by a 1 (0x80).
Figure 10-4. Sync Pattern
The start of a packet (SOP) is signaled by the originating port by driving the D+
and D– lines from the idle state (also referred to as the “J” state) to the opposite
logic level (also referred to as the “K” state). This switch in levels represents the
first bit of the Sync field. Figure 10-5 shows the data signaling and voltage levels
for the start of packet and the sync pattern.
Token Packet:
IN
OUT
SYNC
PID
PID
ADDR
ENDP
CRC5
EOP
SETUP
Data Packet:
DATA0
SYNC
PID
PID
DATA
CRC5
EOP
DATA1
0 - 8 bytes
Handshake Packet:
ACK
NAK
SYNC
PID
PID
EOP
STALL
SYNC PATTERN
PID0
PID1
Idle
NRZI Data
Encoding
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com