Repea ter

APU

1k

1k

VDD18

RSVD1

RSVD2

GND

RESETB

VDD33

0.1uF

+

VDD18

0.1uF

+

0.1uF

+

0.1uF

+

VDD12

CROSS

VSS

CROSS

EQ0

VDD3V3

RSVD1

RSVD2

RSVD3

VDD3V3

VDD1V8

VDD1V8

EQ1

RESETB

eDP0

eDN0

eDN1

eDP1

DPA

DNA

DNB

DPB

DP

DN

DP

Conne ctor 1

Conne ctor 2

DN

VBUS

VBUS

10k*

10k*

10k*

10k*

*Pull Up and Pull Down

Resistor Options

0.1uF should be placed

less than 2mm from the

power supply balls.

13

TUSB2E22

www.ti.com

SNLS648A – FEBRUARY 2019 – REVISED DECEMBER 2019

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated

10 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component

specification, and TI does not warrant its accuracy or completeness. TI’s customers are

responsible for determining suitability of components for their purposes. Customers should

validate and test their design implementation to confirm system functionality.

10.1 Application Information

TUSB2E22 can be used in either HOST or Peripheral implementation. The mode is configured by the eUSB2

SoC.

10.2 Typical Dual Port System Implementation

Figure 3. Typical Dual Port System Implementation

10.3 Design Requirements

TUSB2E22 supports the 1.2V option of the eUSB2 specification. eUSB2 SoC must be compliant to the 1.2V

option of the eUSB2 specification.