82845GL datasheet(83/193 Pages) INTEL

83 / 193 page

Intel® 82845G/82845GL/82845GV GMCH Datasheet

3.5.2.8

MLT1—Master Latency Timer Register (Device 1)

Address Offset:

0Dh

Default Value:

00h

Access:

RO, R/W

Size:

8 bits

This functionality is not applicable. It is described here since these bits should be implemented as a

read/write to prevent standard PCI-to-PCI bridge configuration software from getting “confused.”

3.5.2.9

HDR1—Header Type Register (Device 1)

Address Offset:

0Eh

Default Value:

01h

Access:

Size:

8 bits

This register identifies the header layout of the configuration space. No physical register exists at

this location.

3.5.2.10

PBUSN1—Primary Bus Number Register (Device 1)

Address Offset:

18h

Default Value:

00h

Access:

Size:

8 bits

This register identifies that “virtual” PCI-to-PCI bridge is connected to bus #0.

Bit

Description

7:3

Scratchpad MLT (NA7.3).

These bits return the value with which they are written; however, they

have no internal function and are implemented as a scratchpad merely to avoid confusing software.

2:0

Reserved.

Bit

Description

7:0

Header Type Register (HDR).

This read only field always returns 01 to indicate that GMCH Device 1

is a single function device with bridge header layout.

Bit

Description

7:0

Primary Bus Number (BUSN).

Configuration software typically programs this field with the number

of the bus on the primary side of the bridge. Since Device 1 is an internal device and its primary bus

is always 0, these bits are read only and are hardwired to 0.

82845GL Datasheet(PDF) 83 Page - Intel Corporation

82845GL Datasheet(HTML) 83 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL