Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS7000 Datasheet(PDF) 72 Page - ams AG

Part # AS7000
Description  The AS7000 device provides a flexible analog front end for light sensing applications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS7000 Datasheet(HTML) 72 Page - ams AG

Back Button AS7000 Datasheet HTML 68Page - ams AG AS7000 Datasheet HTML 69Page - ams AG AS7000 Datasheet HTML 70Page - ams AG AS7000 Datasheet HTML 71Page - ams AG AS7000 Datasheet HTML 72Page - ams AG AS7000 Datasheet HTML 73Page - ams AG AS7000 Datasheet HTML 74Page - ams AG AS7000 Datasheet HTML 75Page - ams AG AS7000 Datasheet HTML 76Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 92 page
background image
Page 72
ams Datasheet
Document Feedback
[v1-12] 2018-Feb-26
AS7000 − Detailed Description
I²C Mode
The AS7000 includes an I²C master and slave (independent)
hardware block. The pins name SDA and SCL in this section can
be mapped during runtime to the GPIO pins according to
Figure 89. ams SDK operates the I²C slave on GPIO2 (=SDA) and
GPIO3 (=SCL) and uses a default I²C address of 0x30 (7-bit
format; R/W bit has to be added) respectively 60h (8-bit format
for writing) and 61h (8-bit format for reading). It expects
external pullup resistors.
I²C Serial Control Interface
I²C Feature List:
Fast mode (400kHz) and standard mode (100kHz) support
7+1-bit addressing mode
Write formats: Single-Byte-Write, Page-Write
Read formats: Current-Address-Read, Random-Read,
Sequential-Read
SDA input delay and SCL spike filtering by integrated
RC-components
I²C Protocol
Figure 91:
I²C Symbol Definition
I²C Symbol Definition: Shows the symbols used in the following mode descriptions.
Symbol
Definition
RW
Note
S
Start condition after stop
R
1 bit
Sr
Repeated start
R
1 bit
DW
Device address for write
R
0110 0000b (60h)
DR
Device address for read
R
0110 0001b (61h)
WA
Word address
R
8 bit
A
Acknowledge
W
1 bit
N
No Acknowledge
R
1 bit
reg_data
Register data/write
R
8 bit
data (n)
Register data/read
W
8 bit
P
Stop condition
R
1 bit
WA++
Increment word address internally
R
During acknowledge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com