 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
RM48L540DPGET Datasheet(PDF) 93 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
RM48L540DPGET Datasheet(HTML) 93 Page - Texas Instruments |
|
|
93 / 174 page  RM48L940, RM48L740, RM48L540 www.ti.com SPNS175C – APRIL 2012 – REVISED JUNE 2015 6.15 Vectored Interrupt Manager The vectored interrupt manager (VIM) provides hardware assistance for prioritizing and controlling the many interrupt sources present on this device. Interrupts are caused by events outside of the normal flow of program execution. Normally, these events require a timely response from the central processing unit (CPU); therefore, when an interrupt occurs, the CPU switches execution from the normal program flow to an interrupt service routine (ISR). 6.15.1 VIM Features The VIM module has the following features: • Supports 96 interrupt channels. – Provides programmable priority and enable for interrupt request lines. • Provides a direct hardware dispatch mechanism for fastest IRQ dispatch. • Provides two software dispatch mechanisms when the CPU VIC port is not used. – Index interrupt – Register vectored interrupt • Parity protected vector interrupt table 6.15.2 Interrupt Request Assignments Table 6-31. Interrupt Request Assignments DEFAULT VIM MODULES INTERRUPT SOURCES INTERRUPT CHANNEL ESM ESM High level interrupt (NMI) 0 Reserved Reserved 1 RTI RTI compare interrupt 0 2 RTI RTI compare interrupt 1 3 RTI RTI compare interrupt 2 4 RTI RTI compare interrupt 3 5 RTI RTI overflow interrupt 0 6 RTI RTI overflow interrupt 1 7 RTI RTI time base interrupt 8 GPIO GPIO interrupt A 9 N2HET1 N2HET1 level 0 interrupt 10 HTU1 HTU1 level 0 interrupt 11 MIBSPI1 MIBSPI1 level 0 interrupt 12 LIN LIN level 0 interrupt 13 MIBADC1 MIBADC1 event group interrupt 14 MIBADC1 MIBADC1 sw group 1 interrupt 15 DCAN1 DCAN1 level 0 interrupt 16 SPI2 SPI2 level 0 interrupt 17 Reserved Reserved 18 CRC CRC Interrupt 19 ESM ESM Low level interrupt 20 SYSTEM Software interrupt (SSI) 21 CPU PMU Interrupt 22 GPIO GPIO interrupt B 23 N2HET1 N2HET1 level 1 interrupt 24 HTU1 HTU1 level 1 interrupt 25 Copyright © 2012–2015, Texas Instruments Incorporated System Information and Electrical Specifications 93 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
