PIC16F913 datasheet(74/272 Pages) MICROCHIP

74 / 272 page

PIC16F917/916/914/913

DS41250E-page 72

Preliminary

TABLE 4-1:

OSCILLATOR DELAY EXAMPLES

System Clock

Source

Frequency

Switching From

Oscillator Delay

(TOST)

Comments

LFIOSC

31 kHz

Sleep

μs internal delay Following a wake-up from Sleep mode

or POR, an internal delay is invoked to

allow the memory bias to stabilize

before program execution can begin.

HFIOSC

125 kHz-8 MHz

Sleep

μs internal delay Following a wake-up from Sleep mode

or POR, an internal delay is invoked to

allow the memory bias to stabilize

before program execution can begin.

XT or HS

4-20 MHz

INTOSC or Sleep

1024 clock cycles

Following a change from INTOSC, an

OST of 1024 cycles must occur.

32 kHz

INTOSC or Sleep

1024 clock cycles

Following a change from INTOSC, an

OST of 1024 cycles must occur. See

Section 4.3.1.1 “Special Case” for

special case conditions.

LP with T1OSC

enabled

32 kHz

Sleep

μs internal delay Following a wake-up from Sleep mode,

an internal delay is invoked to allow the

memory bias to stabilize before

program execution can begin. See

Section 4.3.1.1 “Special Case” for

details about this special case.

EC, RC

0-20 MHz

Sleep

μs internal delay Following a wake-up from Sleep mode

or POR, an internal delay is invoked to

allow the memory bias to stabilize

before program execution can begin.

EC, RC

0-20 MHz

LFIOSC

μs internal delay Following a switch from a LFIOSC or

POR, an internal delay is invoked to

allow the memory bias to stabilize

before program execution can begin.

PIC16F913 Datasheet(PDF) 74 Page - Microchip Technology

PIC16F913 Datasheet(HTML) 74 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL