CS4210 datasheet(91/102 Pages) NSC

91 / 102 page

Revision 1.0

www.national.com

4.5.1

nscControl Register

The nscControl register (Table 4-57) is used to control fea-

tures of the CS4210 that are not defined within the Open-

HCI standard registers. This register may be configured via

the serial EEPROM interface.

Table 4-57. BAR1+Offset 00h: nscControl Register

Bit

Name

Access

Reset

Description

31:22

RSVD

---

Reserved

busHoldEnab

Bus Hold Enable: Allow bus holders for single capacitor isolation.

0 = Disable; 1 = Enable.

PCICapabilities

PCI Capabilities: Allow the PCI power management structures to be visible

in the PCI configuration header. 0 = Disable; 1 = Enable.

See Table 4-6: "Index 44h Capability ID Register" on page 45, "Index 46h-

47h Power Management Capabilities Register" on page 46, and "Index 48h

Power Management and Control Status Register" on page 46.

testOutSel

Test Out Pin Select: Selects function of TESTO pin (pin 7).

0 = TESTO is the output of the NAND tree.

1 = TESTO pin reflects RAM BIST status.

fastEpromMode

Fast EEPROM Mode: Allow fast operation of the EEPROM interface for

test purposes. 0 = Disable; 1 = Enable.

17:16

altMode

Alternate Mode: Modifier for aPhyEnhanceEnable and the alt bits in this

programPhyEnab

Program PHY Enable: Mirror of HCControl.programPhyEnable bit

(BAR0+Offset 50h[23]).

aPhyEnhanEnab

A PHY Enhancement Enable: Mirror of HCControl.aPhyEnhanceEnable

bit (BAR0+Offset 50h[22]).

linkSpdWp

Link Speed Write Protect: Makes BusOptions.link_spd field (BAR0+Offset

20h[2:0]) read only. 0 = Disable; 1 = Enable.

disableCmDetect

Disable Cycle Master Detector: Turn-off the no cycle master detector

logic. 0 = Disable; 1 = Enable.

When this bit is set, the link layer logic that detects the absence of a cycle

master is disabled. This detector is not a standard feature of the OpenHCI

specification, thus this bit is defined to handle any unforeseen interoperabil-

ity issues. If the noCycleMaster bit is also set, then setting this bit will have

no effect.

noCycleMaster

RWU

No Cycle Master: Force an internal “no cycle master present” condition.

0 = Disable; 1 = Enable.

Setting this bit overrides the cycle master detector logic. When this bit is

clear, the link layer must observe 255 consecutive cycle lost events before

concluding that no cycle master node is present.

altAckConcat

Alternate Acknowledge Concatenation: Modify the interpretation of the

HCControl.aPhyEnhanceEnable bit (BAR0+Offset 50h[23]) with respect to

concatenation of packets onto the transmission of handshake packets. See

altMode (bits [17:16]) and Table 4-58 "altMode" on page 92 for details.

8RSVD

Reserved

altAckAccel

Alternate Acknowledge Accelerate: Modify the interpretation of the

HCControl.aPhyEnhanceEnable bit (BAR0+Offset 50h[23]) with respect to

ACK accelerated arbitration. When enabled the link layer will not consider

the media “lost” when receiving a handshake packet. See altMode (bits

[17:16]) and Table 4-58 "altMode" on page 92 for details.

altMultiSpd

Alternate Multispeed: Modify the interpretation of the HCControl.aPhyEn-

hanceEnable bit (BAR0+Offset 50h[23]) with respect to multispeed packet

concatenation. See altMode (bits [17:16]) and Table 4-58 "altMode" on

page 92 for details.

altIdleInsert

Alternate Idle Insert: Modify the interpretation of the HCControl.aPhyEn-

hanceEnable bit (BAR0+Offset 50h[23]) with respect to the signaling per-

formed by the link when it has been granted permission to transmit. See

altMode (bits [17:16]) and Table 4-58 "altMode" on page 92 for details.

4RSVD

Reserved

CS4210 Datasheet(PDF) 91 Page - National Semiconductor (TI)

CS4210 Datasheet(HTML) 91 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL