Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTC2430IGN Datasheet(PDF) 10 Page - Linear Technology

Part # LTC2430IGN
Description  20-Bit No Latency Delta-Sigma ADCs with Differential Input and Differential Reference
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2430IGN Datasheet(HTML) 10 Page - Linear Technology

Back Button LTC2430IGN Datasheet HTML 6Page - Linear Technology LTC2430IGN Datasheet HTML 7Page - Linear Technology LTC2430IGN Datasheet HTML 8Page - Linear Technology LTC2430IGN Datasheet HTML 9Page - Linear Technology LTC2430IGN Datasheet HTML 10Page - Linear Technology LTC2430IGN Datasheet HTML 11Page - Linear Technology LTC2430IGN Datasheet HTML 12Page - Linear Technology LTC2430IGN Datasheet HTML 13Page - Linear Technology LTC2430IGN Datasheet HTML 14Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
LTC2430/LTC2431
10
24301f
Figure 1
FU CTIO AL BLOCK DIAGRA
AUTOCALIBRATION
AND CONTROL
DAC
DECIMATING FIR
INTERNAL
OSCILLATOR
SERIAL
INTERFACE
ADC
∑
∫
∫
∫
GND
VCC
IN+
IN–
SDO
SCK
REF+
REF –
CS
FO
(INT/EXT)
2431 FD
+
–
TEST CIRCUITS
1.69k
SDO
2431 TA03
Hi-Z TO VOH
VOL TO VOH
VOH TO Hi-Z
CLOAD = 20pF
1.69k
SDO
2431 TA04
Hi-Z TO VOL
VOH TO VOL
VOL TO Hi-Z
CLOAD = 20pF
VCC
SDO (Pin 8): Three-State Digital Output. During the Data
Output period, this pin is used as the serial data output.
When the chip select CS is HIGH (CS = VCC), the SDO pin
is in a high impedance state. During the Conversion and
Sleep periods, this pin is used as the conversion status
output. The conversion status can be observed by pulling
CS LOW.
SCK (Pin 9): Bidirectional Digital Clock Pin. In Internal
Serial Clock Operation mode, SCK is used as the digital
output for the internal serial interface clock during the Data
Output period. In External Serial Clock Operation mode,
SCK is used as the digital input for the external serial
interface clock during the Data Output period. A weak
internal pull-up is automatically activated in Internal Serial
Clock Operation mode. The Serial Clock Operation mode is
determined by the logic level applied to the SCK pin at
power up or during the most recent falling edge of CS.
FO (Pin 10): Frequency Control Pin. Digital input that
controls the ADC’s notch frequencies and conversion
time. When the FO pin is connected to VCC (FO = VCC), the
converter uses its internal oscillator and the digital filter
first null is located at 50Hz. When the FO pin is connected
to GND (FO = OV), the converter uses its internal oscillator
and the digital filter first null is located at 60Hz. When FO
is driven by an external clock signal with a frequency fEOSC,
the converter uses this signal as its system clock and the
digital filter first null is located at a frequency fEOSC/2560.
PI FU CTIO S (LTC2431)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com