CD1020 datasheet(21/56 Pages) NXP

21 / 56 page

NXP Semiconductors

CD1020

register), INT_B and CS_B. The IC returns to LPM and does not report a Wake event, if VDDQ is low. If the VDDQ is high, the IC wakes up

and reports the Wake event. In cases where CS_B is used to wake the device, the first MISO data message is not valid.

The LPM command contains setting of the polling timer, as shown in Table 23. The polling timer is used periodically to poll the inputs

during low-power mode to check for change of states. The tACTIVEPOLL time is the length of time the part is active during the polling timer

to check for change of state. The low-power mode voltage threshold allows the user to determine the noise immunity versus lower current

levels that polling allows. Figure 13 shows the polling operation.

When an input is determined to meet the condition Open (when entering LPM), yet while Open (on polling event) the chip does not

continue the polling event for that input(s) to lower current in the chip (Figure 12 shows SG, SB is logically the same).

Figure 12. Low-power mode polling check

Figure 13. Low-power mode typical timing

tch

volt

Compare voltage to initial

(Delta > 0.25 or > 4.0v)

LPM Voltage threshold

(~0.25v)

Polling timer

(64ms def)

Voltage on SG pin

End Polling (current off if

no change detected)

55µs

CS_B

Polling Time

Polling startup

Tactive time

Mode

Normal

LPM

Normal

Go To LPM

64ms (config)

78us

58us

20us

IC Current

330uA

20uA

Load

Current

X * 1mA SG

(2mA SB)

0uA

CD1020 Datasheet(PDF) 21 Page - NXP Semiconductors

CD1020 Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL