Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8545ATT Datasheet(PDF) 32 Page - NXP Semiconductors

Part # PCF8545ATT
Description  4 횞 40 LCD segment driver for Chip-On-Glass
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8545ATT Datasheet(HTML) 32 Page - NXP Semiconductors

Back Button PCF8545ATT Datasheet HTML 28Page - NXP Semiconductors PCF8545ATT Datasheet HTML 29Page - NXP Semiconductors PCF8545ATT Datasheet HTML 30Page - NXP Semiconductors PCF8545ATT Datasheet HTML 31Page - NXP Semiconductors PCF8545ATT Datasheet HTML 32Page - NXP Semiconductors PCF8545ATT Datasheet HTML 33Page - NXP Semiconductors PCF8545ATT Datasheet HTML 34Page - NXP Semiconductors PCF8545ATT Datasheet HTML 35Page - NXP Semiconductors PCF8545ATT Datasheet HTML 36Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 48 page
background image
PCE85176AUG
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 1 — 12 January 2015
32 of 48
NXP Semiconductors
PCE85176AUG
4 × 40 LCD segment driver for Chip-On-Glass
13. Dynamic characteristics
[1]
Typical output duty factor: 50 % measured at the CLK output pin.
[2]
Not tested in production.
[3]
All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an
input voltage swing of VSS to VDD.
Table 25.
Dynamic characteristics
VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 5.5 V; Tamb = 40 C to +85 C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Clock
fclk(int)
internal clock frequency
[1] 1440
1850
2640
Hz
fclk(ext)
external clock frequency
960
-
2640
Hz
ffr
frame frequency
internal clock
60
77
110
Hz
external clock
40
-
110
Hz
tclk(H)
HIGH-level clock time
60
-
-
s
tclk(L)
LOW-level clock time
60
-
-
s
tPD(drv)
driver propagation delay
VLCD = 5 V
[2] --
30
s
I2C-bus[3]
Pin SCL
fSCL
SCL clock frequency
-
-
400
kHz
tLOW
LOW period of the SCL
clock
1.3
-
-
s
tHIGH
HIGH period of the SCL
clock
0.6
-
-
s
Pin SDA
tSU;DAT
data set-up time
100
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
Pins SCL and SDA
tBUF
bus free time between a
STOP and START
condition
1.3
-
-
s
tSU;STO
set-up time for STOP
condition
0.6
-
-
s
tHD;STA
hold time (repeated)
START condition
0.6
-
-
s
tSU;STA
set-up time for a repeated
START condition
0.6
-
-
s
tr
rise time of both SDA and
SCL signals
fSCL = 400 kHz
-
-
0.3
s
fSCL < 125 kHz
-
-
1.0
s
tf
fall time of both SDA and
SCL signals
--
0.3
s
Cb
capacitive load for each
bus line
--
400
pF
tw(spike)
spike pulse width
on the I2C-bus
-
-
50
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com