| Electronic Components Datasheet Search |
|
TDA7803A-QLX Datasheet(PDF) 36 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7803A-QLX Datasheet(HTML) 36 Page - STMicroelectronics |
|
36 / 72 page ![]() Functional description TDA7803A 36/72 DS12195 Rev 7 under a threshold that depends on the Vs level, the switch will short the corresponding output to the common bar in such a way that it can exchange current with the other channel. The dissipation reduction can be up to 50% compared to standard AB class. The TDA7803A sets the high efficiency mode by default, but it can be changed through the bits IB0 D3, D2, D1 and D0. 6.11 High power and parallel mode configuration The TDA7803A is able to support high power applications thanks to its characteristics. Whenever a higher output power with low impedance loads is needed (i.e. 2ohm load), it is recommended to enable the current capability enhancer through the IB5[4:1] register. When needed, the TDA7803A can also support the parallel mode configuration. The functionality is allowed since the two output powers gates (master and slave) are shorted together and only one of the two drivers is effectively working (the master). At the same time the outputs are shorted on the application in such a way to minimize the resistive path. The I2C bits IB6-d2,d3 are reserved for this function, as it follows: Bits (D3, D2): "00" single channel mode configuration for all channels; "01" (ch1 and ch2): parallel mode configuration, (ch3 and ch4): single channel mode configuration; "10" (ch1 and ch2): single channel mode configuration, (ch3 and ch4): parallel mode configuration; "11" all channels set in parallel mode configuration. The master channels are channel 1 when ch1 and ch2 are configured in parallel mode, and channel 3 when ch3 and ch4 are configured in parallel mode. 6.12 Power on reset threshold When VCC is lower than 4 V the integrity of I2C registers content is not guaranteed. In this case the I2C registers are reset and the TDA7803A is put in Eco-mode state. This event is communicated with a "0" on DB0-d7 I2C bit. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |