Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

74HC173N Datasheet(PDF) 6 Page - NXP Semiconductors

Part # 74HC173N
Description  Quad D-type flip-flop; positive-edge trigger; 3-state
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC173N Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button 74HC173N Datasheet HTML 2Page - NXP Semiconductors 74HC173N Datasheet HTML 3Page - NXP Semiconductors 74HC173N Datasheet HTML 4Page - NXP Semiconductors 74HC173N Datasheet HTML 5Page - NXP Semiconductors 74HC173N Datasheet HTML 6Page - NXP Semiconductors 74HC173N Datasheet HTML 7Page - NXP Semiconductors 74HC173N Datasheet HTML 8Page - NXP Semiconductors 74HC173N Datasheet HTML 9Page - NXP Semiconductors 74HC173N Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
December 1990
6
Philips Semiconductors
Product specification
Quad D-type flip-flop; positive-edge trigger; 3-state
74HC/HCT173
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: bus driver
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr =tf = 6 ns; CL =50pF
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC
VCC
(V)
WAVEFORMS
+25
−40 to +85 −40 to +125
min.
typ.
max. min. max. min.
max.
tPHL/ tPLH
propagation delay
CP to Qn
55
20
16
175
35
30
220
44
37
265
53
45
ns
2.0
4.5
6.0
Fig.6
tPHL
propagation delay
MR to Qn
44
16
13
150
30
26
190
38
33
225
45
38
ns
2.0
4.5
6.0
Fig.7
tPZH/ tPZL
3-state output enable time
OEn to Qn
52
19
15
150
30
26
190
38
33
225
45
38
ns
2.0
4.5
6.0
Fig.8
tPHZ/ tPLZ
3-state output disable time
OEn to Qn
52
19
15
150
30
26
190
38
33
225
45
38
ns
2.0
4.5
6.0
Fig.8
tTHL/ tTLH
output transition time
14
5
4
60
12
10
75
15
13
90
18
15
ns
2.0
4.5
6.0
Fig.6
tW
clock pulse width
HIGH or LOW
80
16
14
14
5
4
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.6
tW
master reset pulse
width; HIGH
80
16
14
14
5
4
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.7
trem
removal time
MR to CP
60
12
10
−8
−3
−2
75
15
13
90
18
15
ns
2.0
4.5
6.0
Fig.7
tsu
set-up time
En to CP
100
20
17
33
12
10
125
25
21
150
30
26
ns
2.0
4.5
6.0
Fig.9
tsu
set-up time
Dn to CP
60
12
10
17
6
5
75
15
13
90
18
15
ns
2.0
4.5
6.0
Fig.9



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com