Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

74HC40103DB Datasheet(PDF) 8 Page - NXP Semiconductors

Part # 74HC40103DB
Description  8-bit synchronous binary down counter
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC40103DB Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button 74HC40103DB Datasheet HTML 4Page - NXP Semiconductors 74HC40103DB Datasheet HTML 5Page - NXP Semiconductors 74HC40103DB Datasheet HTML 6Page - NXP Semiconductors 74HC40103DB Datasheet HTML 7Page - NXP Semiconductors 74HC40103DB Datasheet HTML 8Page - NXP Semiconductors 74HC40103DB Datasheet HTML 9Page - NXP Semiconductors 74HC40103DB Datasheet HTML 10Page - NXP Semiconductors 74HC40103DB Datasheet HTML 11Page - NXP Semiconductors 74HC40103DB Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 17 page
background image
1998 Jul 08
8
Philips Semiconductors
Product specification
8-bit synchronous binary down counter
74HC/HCT40103
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (
∆I
CC) for a unit load of 1 is given in the family specifications.
To determine
∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr =tf = 6 ns; CL = 50 pF
INPUT
UNIT LOAD COEFFICIENT
CP, PE
1.50
MR
1.00
TE
0.80
PL
0.35
Pn
0.25
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT
VCC
(V)
WAVEFORMS
+25
−40 to +85 −40 to +125
min. typ. max.
min.
max. min.
max.
tPHL/ tPLH
propagation delay
CP to TC
35
60
75
90
ns
4.5
Fig.7
tPHL/ tPLH
propagation delay
TE to TC
23
40
50
60
ns
4.5
Fig.8
tPHL/ tPLH
propagation delay
PL to TC
44
75
94
112
ns
4.5
Fig.9
tPHL
propagation delay
MR to TC
29
55
69
83
ns
4.5
Fig.9
tTHL/ tTLH
output transition time
7
15
19
22
ns
4.5
Figs. 7 and 8
tW
clock pulse width
HIGH or LOW
33
10
41
50
ns
4.5
Fig.7
tW
master reset pulse width
LOW
30
16
38
45
ns
4.5
Fig.9
tW
preset enable pulse width
PL; LOW
38
22
48
57
ns
4.5
Fig.9
trem
removal time
MR to CP or PL to CP
10
1
13
15
ns
4.5
Fig.10
tsu
set-up time
PE to CP
20
11
25
30
ns
4.5
Fig.11
tsu
set-up time
TE to CP
40
20
50
60
ns
4.5
Fig.11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com