Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HC705RC17GRS/D Datasheet(PDF) 77 Page - NXP Semiconductors

Part # HC705RC17GRS/D
Description  The MC68HC705RC17 is a general-purpose, low-cost addition to the M68HC05 Family of microcontroller units (MCUs) and is suitable for remote control applications.
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705RC17GRS/D Datasheet(HTML) 77 Page - NXP Semiconductors

Back Button HC705RC17GRS/D Datasheet HTML 73Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 74Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 75Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 76Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 77Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 78Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 79Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 80Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 81Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 126 page
background image
Carrier Modulator Transmitter (CMT)
Modulator
MC68HC705RC17 — Rev. 2.0
General Release Specification
Carrier Modulator Transmitter (CMT)
9.5.3.1 End-of-Cycle (EOC) Interrupt
At the end of each cycle (when the counter is reloaded from MBUFF),
the end-of-cycle (EOC) flag is set. If the interrupt enable bit was
previously set, an interrupt will also be issued to the CPU. The EOC
interrupt provides a means for the user to reload new mark/space values
into the MBUFF and SBUFF registers. As the EOC interrupt is coincident
with reloading the counter, MBUFF does not require additional buffering
and may be updated with a new value for the next period from within the
EOC interrupt service routine (ISR). To allow both mark and space
period values to be updated from within the same ISR, SREG is buffered
by SBUFF. The contents written to SBUFF are transferred to the active
register SREG at the end of every cycle irrespective of the state of the
EOC flag. The EOC flag is cleared by a read of the modulator control and
status register (MCSR) followed by an access of MDR2 or MDR3. The
EOC flag must be cleared within the ISR to prevent another interrupt
being generated after exiting the ISR. If the EOC interrupt is not being
used (IE = 0), the EOC flag need not be cleared.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com