STM32U545NET3QTR datasheet(23/283 Pages) STMICROELECTRONICS

23 / 283 page

DS14216 Rev 1

23/283

STM32U545xx

Functional overview

3.4.1

Flash memory protection

The option bytes allow the configuration of flexible protections:

•

write protection (WRP) to protect areas against erasing and programming. Two areas

per bank can be selected with 8-Kbyte granularity.

•

RDP (readout protection) to protect the whole memory, has four levels of protection

available (see Table 3 and Table 4):

–

Level 0: no readout protection

–

Level 0.5: available only when TrustZone is enabled

All read/write operations (if no write protection is set) from/to the nonsecure flash

memory are possible. The debug access to secure area is prohibited.

Debug access to nonsecure area remains possible.

–

Level 1: memory readout protection

The flash memory cannot be read from or written to if either the debug features

are connected or the boot in RAM or bootloader are selected. If TrustZone is

enabled, the nonsecure debug is possible and the boot in SRAM is not possible.

Regressions from Level 1 to lower levels can be protected by password

authentication.

–

Level 2: chip readout protection

The debug features, the boot in RAM and the bootloader selection are disabled.

A secure secret key can be configured in the secure options to allow the

regression capability from Level 2 to Level 1. By default (key not configured), this

Level 2 selection is irreversible and JTAG/SWD interfaces are disabled. If the

secret key was previously configured in lower RDP levels, the device enables the

RDP regression from Level 2 to Level 1 after password authentication through

JTAG/SWD interface.

Note:

In order to reach the best protection level, it is recommended to activate TrustZone and to

set the RDP Level 2 with password authentication regression enabled.

Table 3. Access status versus protection level and execution modes when TZEN = 0

Area

RDP

level

User execution

(boot from flash memory)

Debug/boot from RAM/ bootloader(1)

Read

Write

Erase

Read

Write

Erase

Flash main memory

Yes

No(4)

Yes

N/A

System memory (2)

Yes

N/A

Option bytes(3)

1Yes

Yes(4)

N/A

Yes

Yes(4)

N/A

2Yes

No(5)

N/A

OTP

1Yes

Yes(6)

N/A

Yes

Yes(6)

N/A

2Yes

Yes(6)

N/A

STM32U545NET3QTR Datasheet(PDF) 23 Page - STMicroelectronics

STM32U545NET3QTR Datasheet(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL