Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32G0C1NET3 Datasheet(PDF) 118 Page - STMicroelectronics

Part # STM32G0C1NET3
Description  Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32G0C1NET3 Datasheet(HTML) 118 Page - STMicroelectronics

Back Button STM32G0C1NET3 Datasheet HTML 114Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 115Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 116Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 117Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 118Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 119Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 120Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 121Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 122Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 159 page
background image
Electrical characteristics
STM32G0C1xC/xE
118/159
DS13564 Rev 4
Table 75. SPI characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
1.65 < VDD < 3.6 V
Range 1
--
32
MHz
Master transmitter
1.65 < VDD < 3.6 V
Range 1
32
Slave receiver
1.65 < VDD < 3.6 V
Range 1
32
Slave transmitter/full duplex
2.7 < VDD < 3.6 V
Range 1
32
Slave transmitter/full duplex
1.65 < VDD < 3.6 V
Range 1
23
1.65 < VDD < 3.6 V
Range 2
8
tsu(NSS) NSS setup time
Slave mode, SPI prescaler = 2
4 ₓ TPCLK
--
ns
th(NSS) NSS hold time
Slave mode, SPI prescaler = 2
2 ₓ TPCLK
--
ns
tw(SCKH) SCK high time
Master mode
TPCLK
- 1.5
TPCLK
TPCLK
+ 1.5
ns
tw(SCKL) SCK low time
Master mode
TPCLK
- 1.5
TPCLK
TPCLK
+ 1.5
ns
tsu(MI)
Master data input setup
time
-1
-
-
ns
tsu(SI)
Slave data input setup
time
-1
-
-
ns
th(MI)
Master data input hold
time
-5
-
-
ns
th(SI)
Slave data input hold
time
-1
-
-
ns
ta(SO)
Data output access time Slave mode
9
-
34
ns
tdis(SO) Data output disable time Slave mode
9
-
16
ns
tv(SO)
Slave data output valid
time
2.7 < VDD < 3.6 V
Range 1
-9
14
ns
1.65 < VDD < 3.6 V
Range 1
-9
21
1.65 < VDD < 3.6 V
Voltage Range 2
-11
24
tv(MO)
Master data output valid
time
--
3
5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com