DA16200 datasheet(127/154 Pages) RENESAS

127 / 154 page

DA16200

Ultra Low Power Wi-Fi SoC

Datasheet

Revision 3.6

04-Jan-2023

CFR0011-120-00

127 of 153

Table 202: ldo_control (0x50091020)

Bit

Mode

Symbol

Description

Reset

R/W

PDB_IP1_LDO (IQADC/DAC power control)

0: IP1 LDO power off

1: IP1 LDO power on

1'b0

R/W

PDB_RF_LDO

0: RF LDO power off

1: RF LDO power on

1'b0

R/W

DIG_LDO_CNTL (to IP4 block)

0: DIG LDO power off

1: DIG LDO power on

1'b1

R/W

DCDC_CNTL_XTAL (to RF block)

0: DIG LDO power off

1: DIG LDO power on

1'b1

R/W

PDB_uLDO for retention memory power supply

LDO control

0: LDO off

1: LDO on

1'b0

R/W

PDB_IP3_OTP: OTP power switch

0: OTP block power off

1: OTP block power on

1'b1

R/W

OTP_PWRPRDY: indicates OTP power stable

0: OTP block power is not ready

1: OTP block power is stable

1'b1

R/W

LDO_PLL1: for PLL power

0: PLL LDO off

1: PLL LDO on

1'b0

Reserved

R/W

PDB_XTAL_NOISE_REDU: XTAL noise reduction

circuit

0: no effect

1: noise reduction circuit on

1'b0

Table 203: wakeup_source (0x50091028)

Bit

Mode

Symbol

Description

Reset

11:8

ADC Sensor Wakeup status: indicates ADC

wakeup source pin

[11]: Sensor Wakeup GPIOA3

[10]: Sensor Wakeup GPIOA2

[9]: Sensor Wakeup GPIOA1

[8]: Sensor Wakeup GPIOA0

4'h0

R/W

DWAKE source detect

Read case: 1 indicates wakeup source from

GPIOs

Write case:

0: wait for event

1'b0

DA16200 Datasheet(PDF) 127 Page - Renesas Technology Corp

DA16200 Datasheet(HTML) 127 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL