Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DA16200 Datasheet(PDF) 130 Page - Renesas Technology Corp

Part # DA16200
Description  Ultra Low Power Wi-Fi SoC
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA16200 Datasheet(HTML) 130 Page - Renesas Technology Corp

Back Button DA16200 Datasheet HTML 126Page - Renesas Technology Corp DA16200 Datasheet HTML 127Page - Renesas Technology Corp DA16200 Datasheet HTML 128Page - Renesas Technology Corp DA16200 Datasheet HTML 129Page - Renesas Technology Corp DA16200 Datasheet HTML 130Page - Renesas Technology Corp DA16200 Datasheet HTML 131Page - Renesas Technology Corp DA16200 Datasheet HTML 132Page - Renesas Technology Corp DA16200 Datasheet HTML 133Page - Renesas Technology Corp DA16200 Datasheet HTML 134Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 154 page
background image
DA16200
Ultra Low Power Wi-Fi SoC
Datasheet
Revision 3.6
04-Jan-2023
CFR0011-120-00
130 of 153
© 2023 Renesas Electronics
Bit
Mode
Symbol
Description
Reset
20:18
R/W
-
IP2_MON_CTRL
For testing purpose
3'b0
17:16
R/W
-
RTC_XTAL32K_GM
XTAL 32 Khz gain control
2'b11
15:14
R/W
-
RTC_OSC32K_ICTRL
Osc32K sleep current control, 00: min ~ 11: max
2'h0
13:12
R/W
-
RTC_XTAL32K_ICTRL
Xtal32K sleep current control, 00: min ~ 11: max
2'b01
11:10
R/W
-
RTC_uLDO_LICTRL
uLDO sleep current control, 00: min~ 11: max
2'b01
9:8
R/W
-
RTC_uLDO_HICTRL
uLDO speed up control
00: low speed
11: high speed
2'b11
7:4
R/W
-
RTC_uLDO_VCTRL: uLDO output voltage control
4'b0001 (1.12V) ~ 4'b1111 (0.8V)
4'b0001
1
R/W
-
PDB_TEST_BUF: IP2 test buffer enable
1'b0
0
R/W
-
RTC clock inversion: for test purpose
0: bypass
1: inversion
1'b0
Table 209: bor_circuit (0x5009104C)
Bit
Mode
Symbol
Description
Reset
21
R/W
-
EN_LP_BOR (Note 1)
Enable BOR when in low power sleep mode.
SW can enable this before entering sleep mode.
0: disabled
1: enabled
1'b0
20:18
R/W
-
genpor_max (Note 1)
Time to wait after recovering from a BOD event
before triggering a POR.
0: < 250 ms
1: 250 ~ 500 ms
2: 500 ~ 750 ms (default value)
3: 750 ~ 1000 ms
4: 1000 ~ 1250 ms
5: 1250 ~ 1500 ms
6: 1500 ~ 1750 ms
7: 1750 ~ 2000 ms
3'b010
17
R/W
-
bod_flag_reg (Note 1)
When set to 0, indicates that SW is executing
critical code (i.e. writing to flash) and a BOD event
should not immediately trigger a reset. The BOD
event processing is suspended until this flag is set
to 1.
0: not safe for BOD event processing
1'b1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com