MPC105ECSLASHD datasheet(10/24 Pages) NXP

10 / 24 page

105 Hardware Specifications

Preliminary/Subject to Change without Notice

Figure 4. Output Timing Diagram

1.3.3 JTAG AC Timing Speciﬁcations

Table 8 provides the JTAG AC timing speciﬁcations.

Table 8. JTAG AC Timing Specifications (Independent of SYSCLK)

Num

Characteristic

Min

Max

Unit

TCK frequency of operation

MHz

TCK cycle time

—

TCK clock pulse width measured at 1.5 V

—

TCK rise and fall times

TRST setup time to TCK falling edge

—

TRST assert time

—

Boundary-scan input data setup time

—

Boundary-scan input data hold time

—

TCK to output data valid

TCK to output high impedance

TMS, TDI data setup time

—

TMS, TDI data hold time

—

121

TCK to TDO data valid

SYSCLK

ALL OUTPUTS

(Except TS, ARTRY)

ARTRY

VM = Midpoint Voltage (1.4 V)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

IVE

D B

Y F

INC

MPC105EC/D Datasheet(PDF) 10 Page - NXP Semiconductors

MPC105EC/D Datasheet(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL