DSP56321RM datasheet(56/84 Pages) NXP

56 / 84 page

DSP56321 Technical Data, Rev. 11

3-6

Freescale Semiconductor

Packaging

L11

GND

M13

L12

VCCA

M14

H5, HAD5, or PB5

L13

H6, HAD6, or PB6

H3, HAD3, or PB3

L14

H7, HAD7, or PB7

H1, HAD1, or PB1

HA1, HA8, or PB9

H4, HAD4, or PB4

HA2, HA9, or PB10

H2, HAD2, or PB2

GND

HA0, HAS/HAS, or PB8

RESET

AA2

VCCH

GND

XTAL

H0, HAD0, or PB0

AA3

VCCC

VCCQL

P10

VCCQH

VCCQL

P11

EXTAL

N10

Reserved

P12

AA1

Reserved

N11

P13

M10

N12

VCCC

P14

M11

N13

AA0

M12

N14

Note:

Signal names are based on configured functionality. Most connections supply a single signal. Some connections provide a signal

with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted but act as interrupt

lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as

HAS/HAS. Some connections have two or more configurable functions; names assigned to these connections indicate the function

for a specific configuration. For example, connection N2 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in

multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin. Unlike the TQFP package, most of the

GND pins are connected internally in the center of the connection array and act as heat sink for the chip.

Table 3-1.

Signal List by Ball Number (Continued)

Ball

No.

Signal Name

Ball

No.

Signal Name

Ball

No.

Signal Name

DSP56321RM Datasheet(PDF) 56 Page - NXP Semiconductors

DSP56321RM Datasheet(HTML) 56 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL