ICS8714008I datasheet(21/35 Pages) RENESAS

21 / 35 page

ICS8714008I DATA SHEET

FEMTOCLOCK® ZERO DELAY BUFFER/CLOCK GENERATOR FOR PCI EXPRESSTM AND ETHERNET

ICS8714008DKI REVISION A NOVEMBER 25, 2013

Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other

differential signals. Both signals must meet the VPP and VCMR input

requirements. Figures 4A to 4F show interface examples for the

CLK/nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. Please consult with the

vendor of the driver component to confirm the driver termination

requirements. For example, in Figure 4A, the input termination

applies for IDT open emitter LVHSTL drivers. If you are using an

LVHSTL driver from another vendor, use their termination

recommendation.

Figure 4A. CLK/nCLK Input Driven by an

IDT Open Emitter LVHSTL Driver

Figure 4C. CLK/nCLK Input Driven by a

3.3V LVPECL Driver

Figure 4E. CLK/nCLK Input Driven by a

3.3V HCSL Driver

Figure 4B. CLK/nCLK Input Driven by a

3.3V LVPECL Driver

Figure 4D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

Figure 4F. CLK/nCLK Input Driven by a

3.3V MLVDS Driver

1.8V

Zo = 50

CLK

nCLK

3.3V

LVHSTL

IDT

LVHSTL Driver

Differential

Input

3.3V

CLK

nCLK

3.3V

LVPECL

Differential

Input

HCSL

*R3

*R4

CLK

nCLK

3.3V

Differential

Input

CLK

nCLK

Differential

Input

LVPECL

3.3V

Zo = 50

3.3V

100

LVDS

CLK

nCLK

3.3V

Receiver

Zo = 50

3.3V

100

MLVDS

CLK

nCLK

3.3V

Receiver

Zo = 50

ICS8714008I Datasheet(PDF) 21 Page - Renesas Technology Corp

ICS8714008I Datasheet(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Datasheet Download

Link URL