Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STR91XF Datasheet(PDF) 22 Page - STMicroelectronics

Part # STR91XF
Description  ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC Motor Control, 4 Timers, ADC, RTC, DMA
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR91XF Datasheet(HTML) 22 Page - STMicroelectronics

Back Button STR91XF Datasheet HTML 18Page - STMicroelectronics STR91XF Datasheet HTML 19Page - STMicroelectronics STR91XF Datasheet HTML 20Page - STMicroelectronics STR91XF Datasheet HTML 21Page - STMicroelectronics STR91XF Datasheet HTML 22Page - STMicroelectronics STR91XF Datasheet HTML 23Page - STMicroelectronics STR91XF Datasheet HTML 24Page - STMicroelectronics STR91XF Datasheet HTML 25Page - STMicroelectronics STR91XF Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 72 page
background image
Functional overview
STR91xF
22/72
Figure 3.
JTAG chaining inside the STR91xF
2.15.1 In-system-programming
The JTAG interface is used to program or erase all memory areas of the STR91xF device. The
pin RESET_INn must be asserted during ISP to prevent the CPU from fetching invalid
instructions while the Flash memories are being programmed.
Note that the 32 bytes of OTP memory locations cannot be erased by any means once
programmed by JTAG ISP or the CPU.
2.15.2 Boundary scan
Standard JTAG boundary scan testing compliant with IEEE-1149.1 is available on the majority
of pins of the STR91xF for circuit board test during manufacture of the end product. STR91xF
pins that are not serviced by boundary scan are the following:
●
JTAG pins JTCK, JTMS, JTDI, JTDO, JTRSTn, JRTCK
●
Oscillator input pins X1_CPU, X2_CPU, X1_RTC, X2_RTC
●
Tamper detect input pin TAMPER_IN (128-pin package only)
2.15.3 CPU debug
The ARM966E-S CPU core has standard ARM EmbeddedICE-RT logic, allowing the STR91xF
to be debugged through the JTAG interface. This provides advanced debugging features
making it easier to develop application firmware, operating systems, and the hardware itself.
JTDI
JTMS
JTCK
JTDO
TDI
TMS
TCK
TDO
TDO
TMS TCK
TDI
JTAG TAP CONTROLLER #1
JTAG TAP CONTROLLER #3
BURST FLASH
MEMORY DIE
ARM966ES DIE
BOUNDARY SCAN
STR91xx
JTRSTn
TRST
TDI
TMS
TCK
TDO
JTAG TAP CONTROLLER #2
CPU DEBUG
TRST
JRTCK
TRST
MAIN FLASH
SECONDARY FLASH
JTAG
Instruction
register length:
5 bits for TAP #1
4 bits for TAP #2
JTAG
Instruction
register length
is 8 bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com