Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD8159ASVZ Datasheet(PDF) 18 Page - Analog Devices

Part # AD8159ASVZ
Description  3.2 Gbps Quad Buffer Mux/Demux
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8159ASVZ Datasheet(HTML) 18 Page - Analog Devices

Back Button AD8159ASVZ Datasheet HTML 14Page - Analog Devices AD8159ASVZ Datasheet HTML 15Page - Analog Devices AD8159ASVZ Datasheet HTML 16Page - Analog Devices AD8159ASVZ Datasheet HTML 17Page - Analog Devices AD8159ASVZ Datasheet HTML 18Page - Analog Devices AD8159ASVZ Datasheet HTML 19Page - Analog Devices AD8159ASVZ Datasheet HTML 20Page - Analog Devices AD8159ASVZ Datasheet HTML 21Page - Analog Devices AD8159ASVZ Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
AD8159
Rev. A | Page 18 of 24
APPLICATIONS
The main application of the AD8159 is to support redundancy
on both the backplane side and the line interface side of a serial
link. Each port consists of four lanes to support standards such
as XAUI.
Another application for the AD8159 is test equipment for
evaluating high speed serial I/Os running at data rates at or
lower than 3.2 Gbps. Figure 40 illustrates a possible application
of the AD8159 in a simple XAUI link tester.
Figure 38 illustrates redundancy in an XAUI backplane
system. Each line card is connected to two switch fabrics
(primary and redundant). The device can be configured to
support either 1 + 1 or 1:1 redundancy.
FABRIC CARDS
LINE CARDS
BACKPLANE
AD8159
PHYSICAL
INTERFACE
MACs
FRAMERS
FABRIC INTERFACE
TRAFFIC MANAGERS
NETWORK PROCESSOR
AD8159
PHYSICAL
INTERFACE
MACs
FRAMERS
FABRIC INTERFACE
TRAFFIC MANAGERS
NETWORK PROCESSOR
REDUNDANT
SWITCH
FABRIC
PRIMARY
SWITCH
FABRIC
Figure 38. Using the AD8159 for Switch Redundancy
LINE CARD
MACs
FRAMERS
FABRIC INTERFACE
TRAFFIC MANAGERS
NETWORK PROCESSOR
PRIMARY
MODULE
REDUNDANT
MODULE
Figure 39. Using the AD8159 for Line Interface Redundancy
PORT B
PORT A
PORT C
FPGA
GENERATES SIMPLE
PATTERNS
CONNECTOR
CONNECT TO DEVICE UNDER TEST
TEST CARD
CONNECT TO PROTOCOL
ANALYZER
Figure 40. Using the AD8159 in Test Equipment



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com