 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD77533 Datasheet(PDF) 75 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD77533 Datasheet(HTML) 75 Page - Renesas Technology Corp |
|
|
75 / 104 page  Data Sheet S15671EJ4V0DS 73 µµµµPD77533 Clock Interface • Clock Parameter Symbol Conditions MIN. TYP. MAX. Unit GPS clock input cycle tGCIC f = 16.384 MHz 61 −− ns GPS clock high-level width tGTWH tGCIC ÷2−3 −− ns GPS clock low-level width tGTWL tGCIC ÷2−3 −− ns GPS clock rise/fall time tGTRF −− 5ns REF clock input cycle tRCID PDC reference − 14.4 − MHz tRCIH PHS reference − 19.2 − MHz REF clock high-level width tRTWH tRCID/tRCIH ÷2−3 −− ns REF clock low-level width tRTWL tRCID/tRCIH ÷2−3 −− ns REF clock rise/fall time tRTRF −− 5ns • Clock timing GPSCLK REFCLK tGCIC tGTWH tGTWL tGTRF tGTRF tRCID, tRCIH tRTWH tRTWL tRTRF tRTRF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
