| Electronic Components Datasheet Search |
|
RT6310C/CH Datasheet(PDF) 45 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT6310C/CH Datasheet(HTML) 45 Page - Richtek Technology Corporation |
|
45 / 54 page ![]() RT6310 Copyright © 2023 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. DS6310-04 August 2023 www.richtek.com 45 RT6310A/AH/D/DH 10 11 12 13 14 15 16 17 18 19 20 21 22 23 1 2 3 4 5 6 7 8 9 LX LX BOOT PGND VIN VIN EN/MODE L CIN CIN COUT CBOOT RBOOT COUT COUT COUT RFB1 RFB2 CFF GND VOUT GND CIN GND VCC_EXT VEN/MODE LX pin: LX should be connected to inductor by wide and short trace, and Do NOT use any via for LX. Keep sensitive components away from this area. PGND pin: For thermal performance, the vias under the IC must be placed through at least two layers of PGND trace. The recommended via size is 8 mil drill/16 mil copper width. GND CIN: The input capacitor must be placed as close to the IC as possible for noise immunity and phase ring. VIN pin: The VIN trace should be wide enough for high current density application (at least two VIN layers). The number of vias is based on input maximum current to design. VIN AGND pin: The AGND and PGND should be connected by single point grounding to avoid ground level shift. CFF: The optional compensation components (CFF) must be connected as close to the IC as possible. GND Figure 21. RT6310A/AH/D/DH Layout Guide RT6310B/BH L CIN CIN COUT CBO OT RBO OT COUT COUT COUT CLDO GND VOUT GND CIN GND VEN/MODE LX pin: LX should be connected to inductor by wide and short trace, and Do NOT use any via for LX. Keep sensitive components away from this area. PGND pin: For thermal performance, the vias under the IC must be placed through at least two layers of PGND trace. The recommended via size is 8 mil drill/16 mil copper width. GND CIN: The input capacitor must be placed as close to the IC as possible for noise immunity and phase ring. VIN pin: The VIN trace should be wide enough for high current density application (at least two VIN layers). The number of vias is based on input maximum current to design. VIN AGND pin: The AGND and PGND should be connected by single point grounding to avoid ground level shift. 10 11 12 13 14 15 16 17 18 19 20 21 22 23 1 2 3 4 5 6 7 8 9 LX LX BOOT PGND VIN VIN EN/MODE CEXT VCC_EXT GND GND Figure 22. RT6310B/BH Layout Guide |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |