Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

RT6310C/CH Datasheet(PDF) 46 Page - Richtek Technology Corporation

Part # RT6310C/CH
Description  10A, 23V Synchronous Step-Down Converter with 3.3V/5V LDO
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICHTEK [Richtek Technology Corporation]
Direct Link  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT6310C/CH Datasheet(HTML) 46 Page - Richtek Technology Corporation

Back Button RT6310C/CH Datasheet HTML 42Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 43Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 44Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 45Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 46Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 47Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 48Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 49Page - Richtek Technology Corporation RT6310C/CH Datasheet HTML 50Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 54 page
background image
RT6310
Copyright © 2023 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
DS6310-04
August 2023
46
RT6310C/CH
L
CIN
CIN
COUT
CBO OT
RBO OT
COUT
COUT
COUT
CLDO
GND
VOUT
GND
CIN
GND
VEN/MODE
LX pin:
LX should be connected to
inductor by wide and short trace,
and Do NOT use any via for LX.
Keep sensitive components
away from this area.
PGND pin:
For thermal performance, the vias
under the IC must be placed through
at least two layers of PGND trace.
The recommended via size is 8 mil
drill/16 mil copper width.
GND
CIN:
The input capacitor must be
placed as close to the IC as
possible for noise immunity
and phase ring.
VIN pin:
The VIN trace should be wide
enough for high current density
application (at least two VIN
layers). The number of vias is
based on input maximum current
to design.
VIN
AGND pin:
The AGND and PGND should be
connected by single point grounding to
avoid ground level shift.
CFF:
The optional compensation components
(CFF) must be connected as close to the
IC as possible.
CFF
GND
10
11
12
13
14
15
16
17
18
19
20
21
22
23
1
2
3
4
5
6
7
8
9
LX
LX
BOOT
PGND
VIN
VIN
EN/MODE
Figure 23. RT6310C/CH Layout Guide



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com