Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M25PE40VMP6P Datasheet(PDF) 59 Page - STMicroelectronics

Part # M25PE40VMP6P
Description  4 Mbit, low voltage, Page-Erasable Serial Flash memory with byte alterability, 50 MHz SPI bus, standard pinout
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25PE40VMP6P Datasheet(HTML) 59 Page - STMicroelectronics

Back Button M25PE40VMP6P Datasheet HTML 52Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 53Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 54Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 55Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 56Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 57Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 58Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 59Page - STMicroelectronics M25PE40VMP6P Datasheet HTML 60Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 59 / 60 page
background image
M25PE40
Revision history
59/60
15-Jan-2007
6
50 MHz frequency added. SO8N package added, VFQFPN and
SO8W package specifications updated (see Section 12: Package
mechanical).
The sectors are further divided up into subsectors (see Table 4:
Memory organization). Important note on page 6 added. Figure 4:
Bus master and memory devices on the SPI bus updated and
explanatory paragraph added. VCC supply voltage and VSS ground
added. Section 4.8: Protection modes modified. Section 8: Reset
added, Reset timings table split into Table 21: Reset conditions and
Table 22: Timings after a Reset Low pulse.
At Power-up the WIP bit is reset (see Section 7: Power-up and
Power-down).
VIO max changed in Table 13: Absolute maximum ratings. End
timing line of tSHQZ moved in Figure 28: Output timing.
products processed in T9HX process added to datasheet:
–WP pin replaces TSL (T7X technology), see Section 2.6: Write
Protect (W) or Top Sector Lock (TSL)
– Write Status Register (WRSR) and SubSector Erase (SSE)
instructions added for T9HX process
– subsector protection granularity removed in T9HX process, still
exists in T7X process
– Table 4: Memory organization updated to show subsectors
– Status Register BP2, BP1, BP0 bits and SRWD bit added.
Small text changes.
23-Jan-2007
7
T7X process name corrected.
Write Enable Latch (WEL) bit is reset also on completion of the
SubSector Erase, Bulk Erase, Write to Lock Register and Write
Status Register instructions (see Section 6.2: Write Disable
(WRDI)).
Address bit A20 is not Don’t Care (Note 1 modified) in the Sector
Erase (SE) instruction sequence.. SO8N package is only available
in products manufactured in the T9HX process.
Table 27.
Document revision history
Date
Revision
Changes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com