Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8593SEFT/V Datasheet(PDF) 17 Page - Wolfson Microelectronics plc

Part # WM8593SEFT/V
Description  24-bit 192kHz 2Vrms Multi-Channel CODEC
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8593SEFT/V Datasheet(HTML) 17 Page - Wolfson Microelectronics plc

Back Button WM8593SEFT/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8593SEFT/V Datasheet HTML 21Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 98 page
background image
Product Preview
WM8593
w
PP Rev 1.0 January 2007
17
DEVICE DESCRIPTION
INTRODUCTION
The WM8593 is a high performance multi-channel audio CODEC with 2Vrms line level inputs and
outputs and flexible analogue and digital input / output switching. The device comprises a 24-bit
stereo ADC, two 24-bit stereo DACs with independent sampling rates and digital volume control, a
flexible analogue input and output multiplexer and a flexible analogue input and output multiplexer.
Analogue inputs and outputs are all at 2Vrms line level, minimising external component count.
The DACs can operate from independent left/right clocks, bit clocks and master clocks with
independent data inputs. Alternatively, the DACs can be synchronised to use the same clocks with
independent data inputs. Each of the DAC audio interfaces can be configured to operate in ether
master or slave clocking modes. In master mode, left/right clocks and bit clocks are all outputs. In
slave mode, left/right clocks and bit clocks are all inputs.
The ADC uses a separate left/right clock, bit clock and master clock, allowing independent recording
and playback in audio applications. The ADC audio interface can be configured to operate in either
master or slave clocking mode. In master mode, left/right clocks and bit clocks are all outputs. In
slave mode, left/right clocks and bit clocks are all inputs.
The ADC includes digital gain control, allowing signals to be gained and attenuated between +30dB
and -97dB in 0.5dB steps.
The DACs include independent digital volume control, which is adjustable between +12dB and -100
dB in 0.5dB steps. The DACs can be configured to output stereo audio data and a range of mono
audio options.
The input analogue multiplexer accepts eight stereo line level inputs at up to 2Vrms. One stereo input
can be routed to the ADC, and all eight stereo inputs can be routed to the output multiplexer.
The output analogue multiplexer includes analogue volume control with zero cross, adjustable
between +6dB and -73.5dB in 0.5dB steps, and configurable soft ramp rate. Analogue audio is output
at 2Vrms line level.
The digital audio interface multiplexer allows flexible routing of the digital signals internal to the
device between the independent ADC, DAC1 and DAC2 audio interfaces from any of the five digital
audio ports. By integrating this functionality into the WM8593, the external component count and
board space normally required to switch between various digital audio sources can be significantly
reduced.
Additionally, a jack detect function is included that allows various paths within the device to be muted
when a set of headphones is detected.
Control of the internal functionality of the device is by 2-wire or 3-wire serial control interface with
readback. The interface may be asynchronous to the audio data interface as control data will be re-
synchronised to the audio processing internally. In addition, control of mute, power-down and reset
may also be achieved by pin control.
Operation using system clocks of 128fs, 192fs, 256fs, 384fs, 512fs, 768fs or 1152fs is provided. ADC
and DACs may be clocked independently. Sampling rates from 32kHz to 192kHz are supported for
both DACs provided the appropriate master clocks are input. Sampling rates from 32kHz to 96kHz
are supported for the ADC provided the appropriate master clock is input.
The audio data interface supports right justified, left justified, and I
2S interface formats along with a
highly flexible DSP serial port interface format.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com