Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT83SND2CMP3B Datasheet(PDF) 86 Page - ATMEL Corporation

Part # AT83SND2CMP3B
Description  Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 86 Page - ATMEL Corporation

Back Button AT83SND2CMP3B Datasheet HTML 82Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 83Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 84Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 85Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 86Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 87Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 88Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 89Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 90Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 241 page
background image
86
4341F–MP3–03/06
AT8xC51SND2C/MP3B
Table 15-1.
Dac SPI Interface Timings
15.1.5
DAC Register Tables
Table 15-2.
DAC Register Address
15.1.6
DAC Gain
The DAC implements severals gain control: line-in (Table 15-3.), master playback (), line-out
(Table 15-6.).
Timing parameter
Description
Min
Max
Tc
AUDCCLK min period
150 ns
-
Twl
AUDCCLK min pulse width low
50 ns
-
Twh
AUDCCLK min pulse width high
50 ns
-
Tssen
Setup time AUDCCS falling to AUDCCLK rising
50 ns
-
Thsen
Hold time AUDCCLK falling to AUDCCS rising
50 ns
-
Tssdi
Setup time AUDCDIN valid to AUDCCLK falling
20 ns
-
Thsdi
Hold time AUDCCLK falling to AUDCDIN not valid
20 ns
-
Tdsdo
Delay time AUDCCLK rising to AUDCDOUT valid
-
20 ns
Thsdo
Hold time AUDCCLK rising to AUDCDOUT not valid
0 ns
-
Address
Register
Name
Access
Reset state
00h
DAC_CTRL
Dac Control
Read/Write
00h
01h
DAC_LLIG
Dac Left Line in Gain
Read/Write
05h
02h
DAC_RLIG
Dac Right Line in Gain
Read/Write
05h
03h
DAC_LPMG
Dac Left Master Playback Gain
Read/Write
08h
04h
DAC_RPMG
Dac Right Master Playback Gain
Read/Write
08h
05h
DAC_LLOG
Dac Left Line Out Gain
Read/Write
00h
06h
DAC_RLOG
Dac Right Line Out Gain
Read/Write
00h
07h
DAC_OLC
Dac Output Level Control
Read/Write
22h
08h
DAC_MC
Dac Mixer Control
Read/Write
09h
09h
DAC_CSFC
Dac Clock and Sampling Frequency
Control
Read/Write
00h
0Ah
DAC_MISC
Dac Miscellaneous
Read/Write
00h
0Ch
DAC_PRECH
Dac Precharge Control
Read/Write
00h
0Dh
DAC_AUXG
Dac Auxilary input gain Control
Read/Write
05h
10h
DAC_RST
Dac Reset
Read/Write
00h
11h
PA_CRTL
Power Amplifier Control
Read/Write
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com