Figure 8. Internal Register Structure

Table 6 lists the pointer address of the registers available in the TMP112A device. During a write

command, bytes P2 through P7 must always be 0.

Table 6. Pointer Address

P1

P0

REGISTER

0

0

Temperature Register (Read Only)

0

1

Configuration Register (Read/Write)

1

0

TLOW Register (Read/Write)

1

1

THIGH Register (Read/Write)

Register Descriptions

Pointer Register

Figure 8 shows the internal register structure of the TMP112A device. The 8-bit Pointer Register of the

device is used to address a given data register. The Pointer Register uses the two LSBs (see Table 6) to

identify which of the data registers must respond to a read or write command. The power-up reset value of P1/P0

is '00'. By default, the TMP112A reads the temperature on power-up.

Table 7. Pointer Register Byte

P7

P6

P5

P4

P3

P2

P1

P0

0

0

0

0

0

0

Register Bits

www.umw-ic.com

12

友台半导体有限公司

UMW

R

TMP112A