Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCD5041HZ Datasheet(PDF) 5 Page - NXP Semiconductors

Part # PCD5041HZ
Description  DECT burst mode controller
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCD5041HZ Datasheet(HTML) 5 Page - NXP Semiconductors

  PCD5041HZ Datasheet HTML 1Page - NXP Semiconductors PCD5041HZ Datasheet HTML 2Page - NXP Semiconductors PCD5041HZ Datasheet HTML 3Page - NXP Semiconductors PCD5041HZ Datasheet HTML 4Page - NXP Semiconductors PCD5041HZ Datasheet HTML 5Page - NXP Semiconductors PCD5041HZ Datasheet HTML 6Page - NXP Semiconductors PCD5041HZ Datasheet HTML 7Page - NXP Semiconductors PCD5041HZ Datasheet HTML 8Page - NXP Semiconductors PCD5041HZ Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
1996 Oct 31
5
Philips Semiconductors
Objective specification
DECT burst mode controller
PCD5041
INT
24
27
O
interrupt (active LOW)
CLK100
25
29
O
100 Hz frame timer
VSS3
26
31
P
negative supply 3
DO
27
32
O
3-state data output on the speech interface
FS3
33
I/O
8 kHz framing signal to ADPCM CODEC 1 output, for simple
base + handset, otherwise 8 kHz framing input
FS1
28
34
I/O
8 kHz framing signal to ADPCM CODEC 1 output, for simple
base + handset, otherwise 8 kHz framing input
FS4
35
I/O
8 kHz framing signal to ADPCM CODEC 1 output, for simple
base + handset, otherwise 8 kHz framing input
FS2
29
36
O
8 kHz framing signal to ADPCM CODEC 2 in the base station
mode
DI
30
37
I
data input on the speech interface
DCK
31
38
O
simple base + handset; 1152 kHz data clock (output),
otherwise 2048 kHz data clock (input) signal
CLK3
32
39
O
3.456 MHz clock (nominal value, used to adjust system
timing)
ANT_SW
33
40
O
selects one of two antennas
T_ENABLE
34
41
O
Transmitter Enable (active LOW)
T_POWER_RMP
35
43
O
Transmitter Power Ramp control
RMT_STAT
36
44
I
serial 8-bit data can be read in for each slot; REMote radio
SYNTH_LOCK
37
45
I
lock indication from synthesizer
VSS4
38
46
P
negative supply 4
REF_CLK
39
47
O
reference frequency for the synthesizer, i.e. the crystal
oscillator clock fCLK
VDD2
40
48
P
positive supply 2
S_ENABLE
41
49
O
synthesizer enable
S_CLK
42
51
O
clock signal, to be used with S_DATA
S_DATA
43
52
O
serial data to the synthesizer
S_POWER_DWN
44
53
O
synthesizer power-down control
VCO_BND_SW
45
54
O
VCO bandswitch control signal
1200 HZ
46
55
O
control signal for dual synthesizer schemes
T_DATA
47
56
O
serial output data to transmitter
SET_OFF_IN
48
57
I
switches off the crystal oscillator, and prevents all RF signals
from becoming active
TEST1
49
58
I
selects various test modes.; normal operation set to 0
RSSI_AN
50
60
I
analog signal (for basic DECT systems), peak signal strength
measured after a lowpass filter
TEST2
51
I
selects various test modes; normal operation set to 0
TEST3
52
61
I
selects various test modes; normal operation set to 0
R_DATA
53
63
I
receive data
SYMBOL
PIN
TYPE(2)
DESCRIPTION
QFP64
LQFP80(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com