Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCF8576CU/2 Datasheet(PDF) 30 Page - NXP Semiconductors

Part # PCF8576CU/2
Description  Universal LCD driver for low multiplex rates
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8576CU/2 Datasheet(HTML) 30 Page - NXP Semiconductors

Back Button PCF8576CU/2 Datasheet HTML 26Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 27Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 28Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 29Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 30Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 31Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 32Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 33Page - NXP Semiconductors PCF8576CU/2 Datasheet HTML 34Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 44 page
background image
1998 Jul 30
30
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex
rates
PCF8576C
11 AC CHARACTERISTICS
VDD = 2 to 6 V; VSS =0V; VLCD =VDD − 2VtoVDD − 6V;Tamb = −40 to + 85 °C; unless otherwise specified.
Notes
1. At fclk < 125 kHz, I2C-bus maximum transmission speed is derated.
2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to
VIL and VIH with an input voltage swing of VSS to VDD.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fclk
oscillator frequency
normal mode
VDD = 5 V; note 1
125
200
315
kHz
power-saving mode
VDD = 3.5 V
21
31
48
kHz
tclkH
CLK HIGH time
1
−−µs
tclkL
CLK LOW time
1
−−µs
tPSYNC
SYNC propagation delay time
−−
400
ns
tSYNCL
SYNC LOW time
1
−−µs
tPLCD
driver delays with test loads
VLCD =VDD − 5V
−−
30
µs
Timing characteristics: I2C-bus; note 2
tBUF
bus free time
4.7
−−µs
tHD;STA
START condition hold time
4.0
−−µs
tSU;STA
set-up time for a repeated START condition
4.7
−−µs
tLOW
SCL LOW time
4.7
−−µs
tHIGH
SCL HIGH time
4.0
−−µs
tr
SCL and SDA rise time
−−
1
µs
tf
SCL and SDA fall time
−−
0.3
µs
CB
capacitive bus line load
−−
400
pF
tSU;DAT
data set-up time
250
−−
ns
tHD;DAT
data hold time
0
−−
ns
tSU;STO
set-up time for STOP condition
4.0
−−µs
Fig.20 Test loads.
MBE544
3.3 k
1.5 k
0.5VDD
VDD
VDD
SDA,
SCL
CLK
1 nF
BP0 to BP3, and
S0 to S39
(2%)
(2%)
6.8
VDD
SYNC
(2%)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com