Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PDIUSBH11D Datasheet(PDF) 22 Page - NXP Semiconductors

Part # PDIUSBH11D
Description  Universal Serial Bus Hub
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PDIUSBH11D Datasheet(HTML) 22 Page - NXP Semiconductors

Back Button PDIUSBH11D Datasheet HTML 18Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 19Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 20Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 21Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 22Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 23Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 24Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 25Page - NXP Semiconductors PDIUSBH11D Datasheet HTML 26Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 22 / 26 page
background image
Philips Semiconductors
Product specification
PDIUSBH11
Universal Serial Bus Hub
1997 Aug 01
22
AC CHARACTERISTICS (I2C)
All timing values are valid within the operating supply voltage and ambient temperature range and reference to VIL and VIH with an input voltage
swing of VSS and VDD.
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
I2C-bus timing (see Figure ; Note )
fSCL
SCL clock frequency
–
–
100
kHZ
tSP
Tolerable spike width on bus
–
–
100
ns
tBUF
Bus free time
4.7
–
–
µs
tSU;STA
Start condition set-up time
4.7
–
–
µs
tHD;STA
Start condition hold time
4.0
–
–
µs
tLOW
SCL LOW time
4.7
–
–
µs
tHIGH
SCL HIGH time
4.0
–
–
µs
tr
SCL and SDA rise times
–
–
1.0
µs
tf
SCL and SDA fall times
–
–
0.3
µs
tSU;DAT
Data set-up time
250
–
–
ns
tHD;DAT
Data hold time
0
–
–
ns
tVD;DAT
SCL LOW to data out valid
–
–
3.4
µs
tSU;STO
Stop condition set-up time
4.0
–
–
µs
1. A detailed description of the I2C-bus specification, with applications, is given in brochure ‘‘
The I2C-bus and how to use it”. This brochure
may be ordered using the code 9398 393 40011.
SV00756
SCL
SDA
PROTOCOL
tSU;STA
tLOW
tHIGH
1/fSCL
tBUF
tr
tf
tHD;STA
tSU;DAT
tHD;DAT
tVD:DAT
tSU;STO
BIT 0
LSB
(R/W)
ACKNOWLEDGE
(A)
STOP
CONDITION
(P)
START
CONDITION
(S)
BIT 7
MSB
(A7)
BIT 6
(A6)
Figure 4. I2C-bus timing diagram; rise and fall times refer to VIL and VIH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com