TMG39921 datasheet(67/96 Pages) OSRAM

67 / 96 page

Page 66

ams Datasheet

Document Feedback

[v1-06] 2018-Feb-27

TMG3992 − Register Description

Configuration Register A5 (CONFIG_A5),

IRBeam Mode

While IRBeam is enabled, this register defines the length of time

that the LDR pin is disabled (i.e. LED is turned OFF) between

consecutive Packet loops. The following equation governs the

time delay:

The minimum typical inter-Packet LED OFF time is 1.0 μs. The

maximum typical inter-Packet LED OFF time 17.7ms.

Figure 69:

Configuration Register A5

Configuration Register A6 (CONFIG_A6),

IRBeam Mode

While in IRBeam mode, this register selects the pulse width of

one bit-time. This is fundamental time period for pattern

generation.

The minimum typical bit-time 0.27μs (IBT = 0). The maximum

typical bit-time is 17.28μs (IBT = 0x3F).

Figure 70:

Configuration Register A6

The IRBeam bit time is set by the following equation:

765

432

IPOFF

Field

Bits

Description

IPOFF

7:0

IRBeam Packet OFF Delay Time. Sets the amount of LED OFF time

between Packets.

765

432

Reserved

IBT

Field

Bits

Description

Reserved

7:6

Reserved. Bits must be set to 0 in IRBeam mode.

IBT

5:0

IRBeam Bit Time. Defines the pulse width for one bit-time.

(EQ8)

tIPDT

IPOFF 1

()

tIBT

(EQ9)

tIBT

IBT 1

() 0.27μs

TMG39921 Datasheet(PDF) 67 Page - OSRAM GmbH

TMG39921 Datasheet(HTML) 67 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL