Preliminary Data Sheet

AD9088

Apollo MxFE Octal, 16-Bit, 16 GSPS RF DAC and Octal, 12-Bit, 8 GSPS RF ADC

Rev. PrA

DOCUMENT FEEDBACK

TECHNICAL SUPPORT

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog

Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to

change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

FEATURES

►

Flexible reconfigurable common platform design

►

8 DACs and 8 ADCs (8D8A)

►

Usable RF analog bandwidth to 16 GHz

►

Maximum DAC/ADC sample rate up to 16 GSPS/8 GSPS

►

DAC to ADC sample rate ratios of 1 and 2

►

Clocking

►

On-chip PLL (7 GHz to 14 GHz VCO)

►

External RFCLK input up to 8 GHz

►

Multichip synchronization

►

Single-ended (SE) ADC inputs

►

50 Ω input impedance

►

Integrated on-chip wide bandwidth balun

►

ADC AC performance at 8 GSPS

►

Full-scale input voltage: 650 mV p-p/0.3 dBm

►

Noise density: −148 dBFS/Hz at −20 dBFS at 2 GHz

►

HD2/HD3: −70 dBFS/−75 dBFS at −7 dBFS at 2 GHz

►

IMD3: −75 dBFS at −13 dBFS/tone at 2 GHz

►

DAC AC performance at 16 GSPS

►

Full-scale output power: −1.1 dBm at 2 GHz

►

IMD3: −7 5 dBc at −13 dBFS/tone at 2 GHz

►

NSD (shuffling disabled): −163 dBFS/Hz at −1 dBFS at 2 GHz

►

NSD (shuffling enabled): −158 dBFS/Hz at −1 dBFS at 2 GHz

►

Versatile digital features

►

Supports real or complex digital data (8-, 12-, 16-bit)

►

Configurable DDC and DUC

►

16 fine complex DUCs and 8 coarse complex DUCs

►

16 fine complex DDCs and 8 coarse complex DDCs

►

Option to bypass fine and coarse DUC/DDC

►

DUC/DDC alias rejection

►

85 dB for interpolation filters

►

100 dB for decimation filters

►

Programmable FIR filters for transmit/receive.

►

Dynamic configuration through SPI/HSCI/GPIO

►

Interface

►

SPI

►

High-Speed Control Interface

►

JESD204B/JESD204C: 20 Gbps/32.5 Gbps

►

24 lanes for Rx, 24 lanes for Tx

►

Signal monitor for slow AGC control

►

Auxiliary features

►

Power amplifier downstream protection circuitry

►

On-chip temperature monitoring unit

►

TDD power savings option

►

Total power consumption dependent on device configuration: 14

W to 20 W typical

►

24 mm × 26 mm, 889-ball BGA with 0.8 mm pitch

►

Operating junction temperature (TJ): −40°C to +110°C

APPLICATIONS

►

Radar and communications

►

L/S/C band radar and electronic warfare

►

Phase array system

►

Broadband communications systems

►

Electronic test and measurement systems

►

Satellite communications

►

Microwave point-to-point, E-band and 5G mmWave

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Functional Block Diagram