Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA8767H/3 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # TDA8767H/3
Description  12-bit high-speed Analog-to-Digital Converter ADC
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8767H/3 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button TDA8767H/3 Datasheet HTML 4Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 5Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 6Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 7Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 8Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 9Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 10Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 11Page - NXP Semiconductors TDA8767H/3 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
1999 Feb 16
8
Philips Semiconductors
Preliminary specification
12-bit high-speed Analog-to-Digital
Converter (ADC)
TDA8767
Voltage controlled regulator input Vref (referenced to VCCA)
Vref(FS)
full scale fixed voltage
VCCA =5V
−
3.175
−
V
Vi(p-p) − Vi(p-p) input voltage amplitude
(peak-to-peak value)
differential mode
−
2.0
−
V
single mode; Vi = 2.5 V
−
2.0
−
V
Iref
input current at Vref
−
10
−µA
Outputs (referenced to DGND)
DIGITAL OUTPUTS D11 TO D0 AND IR (REFERENCED TO DGND)
VOL
LOW-level output voltage
IOL = 2 mA
0
−
0.5
V
VOH
HIGH-level output voltage
IOH = −0.4 mA
VCCO − 0.5
−
VCCD
V
IO
output current in 3-state
0.5 V < VO <VCCO
−20
−
+20
µA
Switching characteristics
CLOCK FREQUENCY fclk (see Fig.3)
fclk(min)
minimum clock frequency
SH = HIGH
−−
1
MHz
SH = LOW
−−
1
kHz
fclk(max)
maximum clock frequency
TDA8767H/1
10
−−
MHz
TDA8767H/2
20
−−
MHz
TDA8767H/3
30
−−
MHz
tCPH
clock pulse width HIGH
8.5
−−
ns
tCPL
clock pulse width LOW
8.5
−−
ns
Analog signal processing; 50% clock duty factor; Vi − Vi = 2.0 V; Vref =VCCA − 2V; see Table 1
LINEARITY
ILE
integral non-linearity
fclk = 4 MHz; ramp input
−±3.0
±4.0
LSB
DLE
differential non-linearity
fclk = 4 MHz; ramp input;
no missing codes
−±0.6
±1
LSB
OFER
offset error
VCCA =VCCD =VCCO =5V;
Tamb =25 °C; Vi = Vi; output
code = 2047
tbf
−
tbf
LSB
GER
gain error amplitude; spread
from device to device
VCCA =VCCD =VCCO =5V;
Tamb =25 °C; Vi − Vi = 2.0 V
tbf
−
tbf
LSB
BANDWIDTH (fclk = 30 MHz); note 1
B
analog bandwidth
−1dB
−
9
−
MHz
−3dB
−
18
−
MHz
tSTLH
analog input settling time
LOW-to-HIGH transition
full scale square wave;
note 3
−
tbf
−
ns
tSTHL
analog input settling time
HICH-to-LOW transition
full scale square wave;
note 3
−
tbf
−
ns
HARMONICS
THD
total harmonic distortion
fclk = 30 MHz; fi = 4.43 MHz;
note 2
−−64
−
dB
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com