R8C2C datasheet(55/58 Pages) RENESAS

55 / 58 page

R8C/2C Group, R8C/2D Group

5. Resets

Rev.2.00

Dec 05, 2007

Page 34 of 585

REJ09B0339-0200

Figure 5.3

Reset Sequence

Figure 5.4

OFS Register

Start time of flash memory

(CPU clock

× 14 cycles)

0FFFCh

0FFFEh

0FFFDh

Content of reset vector

CPU clock

Address

(internal address

signal)

NOTES:

1. Hardware reset.

2. When the “L” input width to the RESET pin is set to fOCO-S clock

× 32 cycles or more, setting the RESET pin to “H” also sets the internal

reset signal to “H” at the same.

CPU clock

× 28 cycles

fOCO-S clock

× 32 cycles(2)

fOCO-S

Internal reset

signal

RESET pin

10 cycles or more are needed(1)

Option Function Select Register(1)

Symbol

Address

When Shipping

OFS

0FFFFh

FFh(3)

Bit Symbol

Bit Name

Function

NOTES:

3. If the block including the OFS register is erased, FFh is set to the OFS register.

—

(b6)

Reserved bit

Set to 1.

CSPROINI

Count source protect

mode after reset select

bit

0 : Count source protect mode enabled after reset

1 : Count source protect mode disabled after reset

To use the pow er-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardw are reset).

ROMCP1

ROM code protect bit

0 : ROM code protect enabled

1 : ROM code protect disabled

ROMCR

ROM code protect

disabled bit

0 : ROM code protect disabled

1 : ROMCP1 enabled

—

(b1)

Reserved bit

Set to 1.

WDTON

Watchdog timer start

select bit

0 : Starts w atchdog timer automatically after reset

1 : Watchdog timer is inactive after reset

b7 b6 b5 b4 b3 b2 b1 b0

—

(b4)

Reserved bit

Set to 1.

The OFS register is on the flash memory. Write to the OFS register w ith a program. After w riting is completed, do not

w rite additions to the OFS register.

LVD0ON

Voltage detection 0

circuit start bit(2)

0 : Voltage monitor 0 reset enabled after hardw are

reset

1 : Voltage monitor 0 reset disabled after hardw are

reset

R8C2C Datasheet(PDF) 55 Page - Renesas Technology Corp

R8C2C Datasheet(HTML) 55 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL