Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16CR74E/P Datasheet(PDF) 134 Page - Microchip Technology

Part # PIC16CR74E/P
Description  28/40-Pin, 8-Bit CMOS ROM Microcontrollers
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16CR74E/P Datasheet(HTML) 134 Page - Microchip Technology

Back Button PIC16CR74E/P Datasheet HTML 130Page - Microchip Technology PIC16CR74E/P Datasheet HTML 131Page - Microchip Technology PIC16CR74E/P Datasheet HTML 132Page - Microchip Technology PIC16CR74E/P Datasheet HTML 133Page - Microchip Technology PIC16CR74E/P Datasheet HTML 134Page - Microchip Technology PIC16CR74E/P Datasheet HTML 135Page - Microchip Technology PIC16CR74E/P Datasheet HTML 136Page - Microchip Technology PIC16CR74E/P Datasheet HTML 137Page - Microchip Technology PIC16CR74E/P Datasheet HTML 138Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 172 page
background image
PIC16CR7X
DS21993C-page 132
© 2007 Microchip Technology Inc.
TABLE 15-7:
SPI MODE REQUIREMENTS
FIGURE 15-14:
I2C™ BUS START/STOP BITS TIMING
Param
No.
Symbol
Characteristic
Min
Typ†
Max Units Conditions
70*
TssL2scH,
TssL2scL
SS
↓ to SCK↓ or SCK↑ input
TCY
——
ns
71*
TscH
SCK input high time (Slave mode)
TCY + 20
ns
72*
TscL
SCK input low time (Slave mode)
TCY + 20
ns
73*
TdiV2scH,
TdiV2scL
Setup time of SDI data input to SCK edge
100
ns
74*
TscH2diL,
TscL2diL
Hold time of SDI data input to SCK edge
100
ns
75*
TdoR
SDO data output rise time
Standard(F)
Extended(LF)
10
25
25
50
ns
ns
76*
TdoF
SDO data output fall time
10
25
ns
77*
TssH2doZ
SS
↑ to SDO output high-impendance
10
50
ns
78*
TscR
SCK output rise time
(Master mode)
Standard(5V)
Extended(3V)
10
25
25
50
ns
ns
79*
TscF
SCK output fall time (Master mode)
10
25
ns
80*
TscH2doV,
TscL2doV
SDO data output valid after
SCK edge
Standard(5V)
Extended(3V)
50
145
ns
ns
81*
TdoV2scH,
TdoV2scL
SDO data output setup to SCK edge
Tcy
ns
82*
TssL2doV
SDO data output valid after SS
↓ edge
50
ns
83*
TscH2ssH,
TscL2ssH
SS
↑ after SCK edge
1.5TCY + 40
ns
*
These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note: Refer to Figure 15-2 for load conditions.
91
92
93
SCL
SDA
Start
Condition
Stop
Condition
90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com