UDA1330ATS datasheet(2/24 Pages) PHILIPS

2 / 24 page

2000 Apr 18

Philips Semiconductors

Preliminary speciﬁcation

Low-cost stereo ﬁlter DAC

UDA1330ATS

FEATURES

General

• Low power consumption

• Power supply voltage from 2.7 to 5.5 V

• Selectable control via L3 microcontroller interface or via

static pin control

• System clock frequencies of 256fs, 384fs and 512fs

selectable via L3 interface or 256fs and 384fs via static

pin control

• Supports sampling frequencies (fs) from 16 to 55 kHz

• Integrated digital filter plus non inverting

Digital-to-Analog Converter (DAC)

• No analog post filtering required for DAC

• Slave mode only applications

• Easy application

• Small package size (SSOP16)

• TTL tolerant input pads

• Pin and function compatible with the UDA1320ATS.

Multiple format input interface

• L3 mode: I2S-bus, MSB-justified or LSB-justified

16, 18 and 20 bits format compatible

• Static pin mode: I2S-bus and LSB-justified

16, 18 and 20 bits format compatible

• 1fs input format data rate.

DAC digital sound processing

• Digital logarithmic volume control in L3 mode

• Digital de-emphasis for 32, 44.1 and 48 kHz sampling

frequencies in L3 mode or 44.1 kHz sampling frequency

in static pin mode

• Soft mute control both in static pin mode and L3 mode.

Advanced audio conﬁguration

• Stereo line output (volume control in L3 mode)

• High linearity, wide dynamic range and low distortion.

APPLICATIONS

• PC audio applications

• Car radio applications.

GENERAL DESCRIPTION

The UDA1330ATS is a single-chip stereo DAC employing

bitstream conversion techniques.

The UDA1330ATS supports the I2S-bus data format with

word lengths of up to 20 bits, the MSB-justified data format

with word lengths of up to 20 bits and the LSB-justified

serial data format with word lengths of 16, 18 and 20 bits.

The UDA1330ATS can be used in two modes: L3 mode or

the static pin mode.

In the L3 mode, all digital sound processing features must

be controlled via the L3 interface, including the selection of

the system clock setting.

In the two static modes, the UDA1330ATS can be

operated in the 256fs and 384fs system clock mode.

Muting, de-emphasis for 44.1 kHz and four digital input

formats (I2S-bus or LSB-justified 16, 18, and 20 bits) can

be selected via static pins. The L3 interface cannot be

used in this application mode, so volume control is not

available in this mode.

ORDERING INFORMATION

TYPE NUMBER

PACKAGE

NAME

DESCRIPTION

VERSION

UDA1330ATS

SSOP16

plastic shrink small outline package; 16 leads; body width 4.4 mm

SOT369-1

UDA1330ATS Datasheet(PDF) 2 Page - NXP Semiconductors

UDA1330ATS Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL