CDB4397 datasheet(23/34 Pages) CIRRUS

23 / 34 page

CS4397

DS333F1

5.0 PIN DESCRIPTION - DSD MODE

Master Clock - MCLK

Pin 10, Input

Function:

The master clock frequency must be either 4x or 6x the DSD data rate for 64x oversampled DSD data

and 2x or 3x the DSD data rate for 128x oversampled DSD data, refer to Table 7.

CLKMODE

Pin 12, Input

Function:

This pin determines the allowable Master Clock to DSD data ratio as defined in Table 7.

DSD Serial Clock - DSD_SCLK

Pin 11, Input

Function:

Clocks the individual bits of the DSD audio data into the DSD_L and DSD_R pins.

Audio Data - DSD_L and DSD_R

Pins 13 and 14, Inputs

Function:

Direct Stream Digital audio data is clocked into DSD_L and DSD_R via the DSD serial clock.

CLKMODE

DSD Over-

Sampling Ratio

64x

128x

Table 7. MCLK to DSD Data Rate Clock Ratios

Refer to PCM mode

RST

VREF

Refer to PCM mode

M4(ADO/CS)

FILT+

Refer to PCM mode

M3(AD1/CDIN)

FILT-

Refer to PCM mode

M2(SCL/CCLK)

CMOUT

Refer to PCM mode

Refer to PCM mode M0(SDA/CDOUT)

AOUTL-

Refer to PCM mode

DGND

AOUTL+

Refer to PCM mode

AGND

Refer to PCM mode

DGND

AOUTR+

Refer to PCM mode

Master Clock

MCLK

AOUTR-

Refer to PCM mode

DSD Serial Clock

DSD_SCLK

AGND

Refer to PCM mode

Master Clock Mode

CLKMODE

MUTEC

Refer to PCM mode

Left Channel Data

DSD_L

C/H

Refer to PCM mode

Right Channel Data

DSD_R

MUTE

Refer to PCM mode

CDB4397 Datasheet(PDF) 23 Page - Cirrus Logic

CDB4397 Datasheet(HTML) 23 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL